## AlON gate dielectric and gate trench cleaning for improved reliability of vertical GaN MOSFET

Walter Gonçalez Filho<sup>1,2</sup>, Matteo Borga<sup>1</sup>, Karen Geens<sup>1</sup>, Deepthi Cingu<sup>1</sup>, Urmimala Chatterjee<sup>1</sup>, Shuzhen You<sup>1</sup>, Benoit Bakeroot<sup>1,2</sup>, Stefaan Decoutere<sup>1</sup>, Werner Knaepen<sup>3</sup>; Panagiota Armou<sup>3</sup>; Pia Homm<sup>3</sup>

<sup>1</sup>imec - interuniversity microelectronics center, Kapeldreef 75, 3001 Leuven, Belgium. <sup>2</sup>CMST, Ghent University, Technologiepark 126, 9052 Gent, Belgium. <sup>3</sup>ASM, Kapeldreef 75, 3001 Leuven, Belgium.

## Abstract

A wide range of applications in power electronics have been increasingly adopting in recent years the use of wide bandgap semiconductor materials due to their unprecedent compromise between maximum reverse blocking voltage (Vr) and ON-state resistance (Ron) [1]. A promising technology for extending the maximum Vr of GaN-based devices to 1200V and beyond is the Vertical GaN MOSFET. The semi-vertical architecture on 200mm GaN-on-Si wafer is used as a test vehicle to develop optimal process modules, such as the gate stack, for later implementation in a vertical device architecture [2]. An important region of this device is the gate insulator since the quality of the dielectric material and of the interface with the semiconductor play key roles in defining its threshold voltage (Vt), Vt hysteresis and reliability. Recent works have proposed the use of the high- $\kappa$  dielectric AlON as the gate insulator in lateral AlGaN/GaN MOS-Heterojunction FET technologies due to the resulting reduced Vt hysteresis [3][4] and the possibility of using higher temperatures in the process steps following the dielectric in a trench-gate GaN device as an interface dielectric between the GaN channel region and a SiO<sub>2</sub> insulator in a bilayer gate stack. This analysis is performed by means of Vt hysteresis, Positive Bias Temperature Instability (PBTI) and Time Dependent Dielectric Breakdown (TDDB) measurements on wafers with three different AlON depositions: AlO cycle first (lower and higher nitrogen content), which are then compared to the commonly used Al<sub>2</sub>O<sub>3</sub>. The effect of two different cleanings of the gate trench prior to the dielectric deposition and of the SiO<sub>2</sub> thickness on device reliability are also addressed by TDDB analysis.

Fig. 1 depicts the cross section of the semi vertical GaN-on-Si MOSFET. The stress compensation layers and the GaN n+ drain/n- drift/p body/n+ source regions are epitaxially grown on 200mm Si (111) substrates by MOCVD. The gate trench is opened by dry etch and its surface is smoothed by Atomic Layer Etching (ALE) cycles before being treated with an optimized chemical cleaning. A 2.5nm thick interface dielectric, either Al<sub>2</sub>O<sub>3</sub> or AlON, is grown by Atomic Layer Deposition (ALD) before the PECVD deposition of 50nm of SiO<sub>2</sub>. Fig.2 shows the transfer characteristics and extracted Vt of devices with Al<sub>2</sub>O<sub>3</sub> or AlON interface dielectric The Al<sub>2</sub>O<sub>3</sub> dielectric results in the highest median Vt (7.4V), while both AlON wafers with AlO deposited first present the lowest median Vt (3.9V). This is most likely related to dangling bonds, which create positive charges that lower Vt in the devices with AlON-AlO first dielectrics, in accordance with what has been previously reported for AlGaN/GaN-HFETs [3]. The reason for this effect to be less pronounced when depositing AIN first is still not fully understood, but this is likely due to the different quality of the interface and of the dielectric. Fig. 3 depicts the Vt hysteresis after a Vgs double sweep between 0V and Vt+4V. The wafers with Al<sub>2</sub>O<sub>3</sub> and AlON-AlN first present similar Vt hysteresis (with a median of 0.64V and 0.56V, respectively), even though the values are more dispersed for the Al<sub>2</sub>O<sub>3</sub> wafer. Both wafers with AlON-AlO first present the lowest hysteresis with a median of 0.25V as a result of the better interface with the semiconductor, which has also been reported for AlGaN/GaN devices [3][4]. The results for the PBTI measurements are shown in fig.4, in which the gate stack was submitted to a continuous stress voltage by applying an overdrive voltage of around 13V to the gate. Following the trend observed for the Vt hysteresis, both wafers with AlON dielectric-AlO first present the least Vt shift over time (0.95V after  $1.10^4$  s) possibly due to the better interface quality. The Al<sub>2</sub>O<sub>3</sub> dielectric results in the highest Vt shift (1.8V after  $1 \cdot 10^4$  s), which is higher than the obtained value for the AlON-AlN first dielectric  $(1.2V \text{ for } 1.10^4 \text{ s})$ . The TDDB analysis was performed by stressing devices at high temperature and plotting the time to failure on a Weibull plot, so that the gate voltage for an 1% failure rate in 10 years can be extrapolated. Fig. 5 shows that when comparing the devices with Al<sub>2</sub>O<sub>3</sub> and AlO-AlN first interface dielectrics, the same Vgs of 33V for a 1% failure rate over 10 years is obtained, which suggests that the dielectric wear-out happens in the thicker SiO<sub>2</sub> dielectric and is thus not affected by the high-k layer. To demonstrate the impact of the optimized chemical cleaning employed in these devices on device reliability, TDDB analysis is conducted on devices with a 2.5nm Al<sub>2</sub>O<sub>3</sub> + 65nm SiO<sub>2</sub> dielectric stack and different gate trench cleanings before the dielectric deposition. Fig. 6 shows that cleaning 2 can improve the maximum electric field (approximated as Vgs over  $SiO_2$ thickness) sustained by the gate stack for a 1% of failure rate over 10 years in about 10% (and the maximum Vgs from 39V to 42V) when compared to clean 1. We hypothesize that cleaning 2 has a positive impact on the presence of weak spots in the dielectric stack and on their statistical distribution over devices by removing more efficiently organic residues. Increasing the SiO<sub>2</sub> thickness does not affect the maximum electric field for the same failure rate and operation time, however a thicker SiO<sub>2</sub> increases the maximum Vgs, since the electric field over the gate is reduced.

Acknowledgements: This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826392. The JU receives support from the European Union's Horizon 2020 research and innovation program and Austria, Belgium, Germany, Italy, Slovakia, Spain, Sweden, Norway, Switzerland.

**References:** [1] J. Millán et al., IEEE Trans. on Power Elect., vol. 29, no. 5, pp. 2155-2163, 2014, doi: 10.1109/TPEL.2013.2268900. [2] K. Mukherjee et al., 2020 IEEE International Reliability Physics Symposium (IRPS), 2020, pp. 1-5, doi: 10.1109/IRPS45951.2020.9129098. [3] S. Nakazawa et al., 2017 IEEE International Electron Devices Meeting (IEDM), 2017, pp. 25.1.1-25.1.4, doi: 10.1109/IEDM.2017.8268455. [4] K. Watanabe et al, Jpn. J. Appl. Phys., 2018, 57, 06KA03, doi: 10.7567/JJAP.57.06KA03 [5] A Uedono et al., Appl. Phys. Lett., 2018, 112, 182103; doi: 10.1063/1.5027257.



Figure 1 - Schematic cross section of the GaN-on-Si semi vertical MOSFET



Figure 3 - Threshold voltage hysteresis after forward and back sweeping Vgs between 0V and Vt + 4V for wfaers with AlON and  $Al_2O_3$  gate dielectric



*Figure 5 - Time to failure (failure rate 1%) over gate voltage and 10 years lifetime extrapolation for AlON and Al<sub>2</sub>O<sub>3</sub> wafers* 



Figure 2 - Current density as a functions of the gate voltage for different AlON depositions and Al<sub>2</sub>O<sub>3</sub>. Inset: threshold voltage.



Figure 4 - Threshold voltage shift over time with gate overdrive voltage around 13V for wfaers with AlON and  $Al_2O_3$  gate dielectric.



Figure 6 - 1% rate time to failure over electric field and 10 years lifetime extrapolation for clean 1 and 2 and for 50nm and 65nm of SiO<sub>2</sub>. Vgs for 10 years of operation, 1% failure rate is also indicated.