

AION gate dielectric and gate trench cleaning for improved reliability of vertical GaN MOSFET

Walter Gonçalves Filho^{1,2}, Matteo Borga¹, Karen Geens¹, Deepthi Cingu¹, Urmimala Chatterjee¹, Shuzhen You¹, Benoit Bakeroot^{1,2}, Stefaan Decoutere¹, Werner Knaepen³, Panagiota Armou³, Pia Homm³

¹imec - interuniversity microelectronics center, Kapeldreef 75, 3001 Leuven, Belgium. ²CMST, Ghent University, Technologiepark 126, 9052 Gent, Belgium. ³ASM, Kapeldreef 75, 3001 Leuven, Belgium.

Abstract

A wide range of applications in power electronics have been increasingly adopting in recent years the use of wide bandgap semiconductor materials due to their unprecedented compromise between maximum reverse blocking voltage (V_r) and ON-state resistance (R_{on}) [1]. A promising technology for extending the maximum V_r of GaN-based devices to 1200V and beyond is the Vertical GaN MOSFET. The semi-vertical architecture on 200mm GaN-on-Si wafer is used as a test vehicle to develop optimal process modules, such as the gate stack, for later implementation in a vertical device architecture [2]. An important region of this device is the gate insulator since the quality of the dielectric material and of the interface with the semiconductor play key roles in defining its threshold voltage (V_t), V_t hysteresis and reliability. Recent works have proposed the use of the high- κ dielectric AION as the gate insulator in lateral AlGaIn/GaN MOS-Heterojunction FET technologies due to the resulting reduced V_t hysteresis [3][4] and the possibility of using higher temperatures in the process steps following the dielectric deposition due to the stable amorphous structure of AION [5]. This work discusses for the first time the use of an AION dielectric in a trench-gate GaN device as an interface dielectric between the GaN channel region and a SiO_2 insulator in a bilayer gate stack. This analysis is performed by means of V_t hysteresis, Positive Bias Temperature Instability (PBTI) and Time Dependent Dielectric Breakdown (TDDB) measurements on wafers with three different AION depositions: AIO cycle first (lower and higher nitrogen content) and AlN cycle first (lower nitrogen content), which are then compared to the commonly used Al_2O_3 . The effect of two different cleanings of the gate trench prior to the dielectric deposition and of the SiO_2 thickness on device reliability are also addressed by TDDB analysis.

Fig. 1 depicts the cross section of the semi vertical GaN-on-Si MOSFET. The stress compensation layers and the GaN n^+ drain/ n^- drift/ p body/ n^+ source regions are epitaxially grown on 200mm Si (111) substrates by MOCVD. The gate trench is opened by dry etch and its surface is smoothed by Atomic Layer Etching (ALE) cycles before being treated with an optimized chemical cleaning. A 2.5nm thick interface dielectric, either Al_2O_3 or AION, is grown by Atomic Layer Deposition (ALD) before the PECVD deposition of 50nm of SiO_2 . Fig.2 shows the transfer characteristics and extracted V_t of devices with Al_2O_3 or AION interface dielectric. The Al_2O_3 dielectric results in the highest median V_t (7.4V), while both AION wafers with AIO deposited first present the lowest median V_t (3.9V). This is most likely related to dangling bonds, which create positive charges that lower V_t in the devices with AION-AIO first dielectrics, in accordance with what has been previously reported for AlGaIn/GaN-HFETs [3]. The reason for this effect to be less pronounced when depositing AlN first is still not fully understood, but this is likely due to the different quality of the interface and of the dielectric. Fig. 3 depicts the V_t hysteresis after a V_{gs} double sweep between 0V and V_t+4V . The wafers with Al_2O_3 and AION-AlN first present similar V_t hysteresis (with a median of 0.64V and 0.56V, respectively), even though the values are more dispersed for the Al_2O_3 wafer. Both wafers with AION-AIO first present the lowest hysteresis with a median of 0.25V as a result of the better interface with the semiconductor, which has also been reported for AlGaIn/GaN devices [3][4]. The results for the PBTI measurements are shown in fig.4, in which the gate stack was submitted to a continuous stress voltage by applying an overdrive voltage of around 13V to the gate. Following the trend observed for the V_t hysteresis, both wafers with AION dielectric-AIO first present the least V_t shift over time (0.95V after $1 \cdot 10^4$ s) possibly due to the better interface quality. The Al_2O_3 dielectric results in the highest V_t shift (1.8V after $1 \cdot 10^4$ s), which is higher than the obtained value for the AION-AlN first dielectric (1.2V for $1 \cdot 10^4$ s). The TDDB analysis was performed by stressing devices at high temperature and plotting the time to failure on a Weibull plot, so that the gate voltage for a 1% failure rate in 10 years can be extrapolated. Fig. 5 shows that when comparing the devices with Al_2O_3 and AIO-AlN first interface dielectrics, the same V_{gs} of 33V for a 1% failure rate over 10 years is obtained, which suggests that the dielectric wear-out happens in the thicker SiO_2 dielectric and is thus not affected by the high- κ layer. To demonstrate the impact of the optimized chemical cleaning employed in these devices on device reliability, TDDB analysis is conducted on devices with a 2.5nm Al_2O_3 + 65nm SiO_2 dielectric stack and different gate trench cleanings before the dielectric deposition. Fig. 6 shows that cleaning 2 can improve the maximum electric field (approximated as V_{gs} over SiO_2 thickness) sustained by the gate stack for a 1% of failure rate over 10 years in about 10% (and the maximum V_{gs} from 39V to 42V) when compared to clean 1. We hypothesize that cleaning 2 has a positive impact on the presence of weak spots in the dielectric stack and on their statistical distribution over devices by removing more efficiently organic residues. Increasing the SiO_2 thickness does not affect the maximum electric field for the same failure rate and operation time, however a thicker SiO_2 increases the maximum V_{gs} , since the electric field over the gate is reduced.

Acknowledgements: This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826392. The JU receives support from the European Union's Horizon 2020 research and innovation program and Austria, Belgium, Germany, Italy, Slovakia, Spain, Sweden, Norway, Switzerland.

References: [1] J. Millán et al., IEEE Trans. on Power Elect., vol. 29, no. 5, pp. 2155-2163, 2014, doi: 10.1109/TPEL.2013.2268900. [2] K. Mukherjee et al., 2020 IEEE International Reliability Physics Symposium (IRPS), 2020, pp. 1-5, doi: 10.1109/IRPS45951.2020.9129098. [3] S. Nakazawa et al., 2017 IEEE International Electron Devices Meeting (IEDM), 2017, pp. 25.1.1-25.1.4, doi: 10.1109/IEDM.2017.8268455. [4] K. Watanabe et al., Jpn. J. Appl. Phys., 2018, 57, 06KA03, doi: 10.7567/JJAP.57.06KA03 [5] A Uedono et al., Appl. Phys. Lett., 2018, 112, 182103; doi: 10.1063/1.5027257.




Figure 1 - Schematic cross section of the GaN-on-Si semi vertical MOSFET




Figure 2 - Current density as a functions of the gate voltage for different AION depositions and Al₂O₃. Inset: threshold voltage.




Figure 3 - Threshold voltage hysteresis after forward and back sweeping V_{gs} between $0V$ and $V_t + 4V$ for wafers with AION and Al₂O₃ gate dielectric




Figure 4 - Threshold voltage shift over time with gate overdrive voltage around $13V$ for wafers with AION and Al₂O₃ gate dielectric.




Figure 5 - Time to failure (failure rate 1%) over gate voltage and 10 years lifetime extrapolation for AION and Al₂O₃ wafers




Figure 6 - 1% rate time to failure over electric field and 10 years lifetime extrapolation for clean 1 and 2 and for 50nm and 65nm of SiO₂. V_{gs} for 10 years of operation, 1% failure rate is also indicated.