# Low-frequency noise assessment of ferroelectric field-effect transistors with Sidoped HfO<sub>2</sub> gate dielectric

Cite as: AIP Advances 11, 015219 (2021); https://doi.org/10.1063/5.0029833 Submitted: 09 November 2020 • Accepted: 10 December 2020 • Published Online: 08 January 2021

២ E. Simoen, B. J. O'Sullivan, N. Ronchi, et al.





## **ARTICLES YOU MAY BE INTERESTED IN**

Ferroelectricity in hafnium oxide thin films Applied Physics Letters 99, 102903 (2011); https://doi.org/10.1063/1.3634052

Defect profiling in FEFET Si:HfO<sub>2</sub> layers

Applied Physics Letters 117, 203504 (2020); https://doi.org/10.1063/5.0029072

Next generation ferroelectric materials for semiconductor process integration and their applications

Journal of Applied Physics 129, 100901 (2021); https://doi.org/10.1063/5.0037617

**SPECIAL TOPIC:** Advances in

Low Dimensional and 2D Materials

**AIP Advances** 



AIP Advances 11, 015219 (2021); https://doi.org/10.1063/5.0029833 © 2021 Author(s).

**Call For Papers!** 

# Low-frequency noise assessment of ferro-electric field-effect transistors with Si-doped HfO<sub>2</sub> gate dielectric

Cite as: AIP Advances 11, 015219 (2021); doi: 10.1063/5.0029833 Submitted: 9 November 2020 • Accepted: 10 December 2020 • Published Online: 8 January 2021



### E. Simoen,<sup>1,a)</sup> 🗓 B. J. O'Sullivan,<sup>1</sup> N. Ronchi,<sup>1</sup> G. Van den Bosch,<sup>1</sup> D. Linten,<sup>1</sup> and J. Van Houdt<sup>1,2</sup>

#### AFFILIATIONS

<sup>1</sup>IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

<sup>2</sup>STS, IMEC, Kapeldreef 75, B-3001 Leuven, Belgium, and TELEMIC, KU Leuven, Kasteelpark Arenberg 10, 3001 Leuven, Belgium

<sup>a)</sup>Author to whom correspondence should be addressed: eddy.simoen@imec.be

#### ABSTRACT

The low-frequency noise of planar transistors with ferroelectric Si-doped  $HfO_2$  as a gate dielectric is investigated and compared with that of undoped  $HfO_2$  reference devices. Predominantly 1/f-like spectra have been observed, which are governed by carrier number fluctuations or trapping in the gate stack. The corresponding noise power spectral density is about a factor of three higher for the reference devices, indicating that Si-doping reduces in a way similar to the trap density in the  $HfO_2$  layer.

© 2021 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/). https://doi.org/10.1063/5.0029833

Early on, it was realized that ferroelectric (FE)  $HfO_2$ -based gate dielectrics have strong potential for future memory applications.<sup>1–4</sup> The FE properties of doped  $HfO_2$  were maintained over a wide thickness range, opening the door for further downscaling<sup>5–7</sup> and low-power operation. In addition, the compatibility with Complementary Metal–Oxide–Semiconductor (CMOS) processing led to several implementations of FE Field-Effect Transistors (FEFETs) as embedded Non-Volatile Memory (NVM) in bulk<sup>8,9</sup> and Silicon-on-Insulator (SOI)<sup>10</sup> CMOSs.

Despite the encouraging results obtained so far, some obstacles remain to be overcome, in order to reach memory operation with sufficient retention and endurance.<sup>11–15</sup> Charge trapping and trap creation in the high- $\kappa$  oxide have been pointed out as major operation and reliability issues, giving rise to many dedicated defect studies of doped HfO<sub>2</sub>-based FEFETs.<sup>11–15</sup>

One of the powerful methods to investigate charge traps in high- $\kappa$  dielectrics is low-frequency (LF) noise spectroscopy.<sup>16</sup> The type of oxide trap information that can be derived will largely depend on the type of noise present in the material: flicker or 1/f noise enables the study of so-called border traps in the gate dielectric, at tunneling distance (1 nm–2 nm) from the Si/SiO<sub>2</sub> interface,<sup>17–19</sup> while Generation–Recombination (GR) noise probes either individual defect centers in the gate stack giving rise to Random

Telegraph Signals (RTSs) $^{20}$  or single defect levels in the semiconductor depletion region of a transistor. $^{21}$ 

Here, LF noise data are presented for planar FEFETs with 9.5 nm Si-doped  $HfO_2/TiN^{14}$  and benchmarked to undoped  $HfO_2/TiN$  stacks subjected to a similar thermal budget, which display ferroelectric and paraelectric behaviors, respectively. The high- $\kappa$  dielectric has been deposited by Atomic Layer Deposition (ALD) atop of a 1.2 nm *in situ* steam generated (ISSG) SiO<sub>2</sub> interfacial oxide layer. The corresponding equivalent oxide thickness (EOT) is given in Table I and amounts to 1.94 nm (HfO<sub>2</sub>:Si) and 2.75 nm (HfO<sub>2</sub> Ref.).

LF noise measurements have been performed on 1  $\mu$ m wide and 0.5  $\mu$ m long nMOSFETs (W = 1  $\mu$ m; L = 0.5  $\mu$ m); at least ten devices per wafer have been measured to account for noise variability. A Keysight Advanced Low Frequency Noise Analyzer (A-LFNA E4727A) in combination with an Agilent B1500A semiconductor parameter analyzer has been employed. Noise was evaluated in linear operation (V<sub>DS</sub> = 0.05 V) while stepping the gate bias V<sub>GS</sub> from weak to strong inversion, around the threshold voltage V<sub>T</sub>. The maximum V<sub>GS</sub> has been kept well below the threshold for ferroelectric switching (<1.8 V) in the case of FEFETs<sup>14,22</sup> in order to assess the "pristine" gate oxide quality by LF noise. This is also illustrated in Fig. 1, showing the input I<sub>D</sub>–V<sub>GS</sub> characteristics (I<sub>D</sub>, drain

High- $\kappa$ dielectric	EOT (nm)	$V_{T}(V)$	$\langle S_{VG} fWL \rangle (\mu V^2 \mu m^2)$
HfO <sub>2</sub>	2.75	0.785	$5 \times 10^3$
HfO <sub>2</sub> :Si	1.94	0.325	$1.7  imes 10^4$

TABLE I. Relevant parameters for the two types of nMOSFETs studied.



**FIG. 1.** (a) Input characteristics in linear operation ( $V_{DS} = 0.05 V$ ) of a HfO<sub>2</sub>:Si and a reference HfO<sub>2</sub> MOSFET (b) Transconductance and dynamic output resistance as a function of  $V_{GS}$  for the same devices.

current), corresponding to the noise measurement range. It is evident that the  $V_T$  of the FEFET is significantly lower than that of the reference device (see Table I). The smaller EOT is related to the higher dielectric constant of Si-doped HfO<sub>2</sub>.<sup>14,22</sup> Also shown are the transconductance g<sub>m</sub> in linear operation [Fig. 1(b)] and the dynamic output resistance of a typical device; the latter is used to select the load resistor for the noise measurements, using a voltage amplifier. The electron mobility extracted from the Y-function method is 174.6 (Ref.) and 177.0 cm<sup>2</sup>/Vs (FE), respectively

Typical spectra of the drain current noise power spectral density (PSD)  $(S_1)$  are compared in Fig. 2(a), showing predominantly



**FIG. 2.** (a) LF noise spectra for a FEFET (red) and a HfO<sub>2</sub> reference (black) at two different drain currents around V<sub>T</sub>. (b) Frequency-normalized drain current noise PSD at 457 nA (full circles), 922 nA (full squares), 471 nA (red diamonds), and 851 nA (red triangles) ( $\sim$ V<sub>T</sub>). The transistors were biased in linear operation (V<sub>DS</sub> = 0.05 V).

1/f noise with a slope  $\gamma$  higher than 1, i.e.,  $1.3 \pm 0.1$  for the FE transistor and  $1.15 \pm 0.1$  for the reference transistor. It is also evident that the  $S_{\rm I}$  of the FEFET is significantly lower than that of the reference HfO\_2 nMOSFET at a similar I\_D. Presenting the frequency-normalized spectra, i.e.,  $f \times S_{\rm I}$ , in Fig. 2(b) demonstrates that the slope is higher than 1. Occasionally, gate-voltage dependent GR noise can be found, giving rise to a Lorentzian noise component in the spectra and pointing to the presence of Random Telegraph Signals (RTSs) in the gate stack. Here, the focus is on the dominant flicker noise.

To establish the origin of the 1/f noise, S<sub>I</sub> at a fixed frequency of 10 Hz [Fig. 3(a)] has been normalized by the drain current squared  $(I_D^2)$ . This is compared with the  $(g_m/I_D)^2$  function, showing a good proportionality between the two curves in Fig. 3(b), for both the reference and the FEFET. This demonstrates that so-called number fluctuations-in other words, charge trapping/detrapping in the gate stack by border traps—dominate the flicker noise.<sup>16–19</sup> In other words, a density of oxide traps (Not) can be derived from the 1/f noise PSD. The fact that the value is significantly higher for the reference HfO<sub>2</sub> nMOSFET, compared with the FEFET, thus, translates into a higher trap density in the undoped, crystallized HfO<sub>2</sub> layer. In addition, since the slope  $\gamma$  of the  $1/f^{\gamma}$  spectra becomes larger than 1 at lower frequencies in Fig. 2(b), the trap density profile increases for a deeper tunneling depth in HfO<sub>2</sub>.<sup>19</sup> Assuming an elastic tunneling parameter of  $10^8$  cm<sup>-1</sup> yields a trap depth between about 1 nm (f = 10 kHz) and 2 nm (f = 10 Hz). The latter value is clearly in the high- $\kappa$  layer. As it is well-established that the oxide trap density in HfO<sub>2</sub> is markedly higher than that in thermal SiO<sub>2</sub>,  $^{23-25}$  the slope  $\gamma$ > 1 can be interpreted in terms of an increasing Not when moving from the interfacial oxide layer (f~10 kHz) toward the high- $\kappa$  layer (f = 10 Hz).

Figure 4 presents the input-referred voltage noise PSD (S<sub>VG</sub>) at 10 Hz vs the gate voltage overdrive (V<sub>GT</sub> = V<sub>GS</sub> – V<sub>T</sub>) for a typical device of each kind. S<sub>VG</sub> has been calculated from S<sub>I</sub> by dividing with the corresponding g<sub>m</sub><sup>2</sup>. While, for the reference transistor, the S<sub>VG</sub> vs V<sub>GT</sub> plot is, on average, rather constant, fluctuating around an average level of ~3 × 10<sup>-9</sup> V<sup>2</sup>/Hz, the trend for the FEFET shows an increase with V<sub>GT</sub> from about 3 × 10<sup>-10</sup> V<sup>2</sup>/Hz to about 8 × 10<sup>-10</sup> V<sup>2</sup>/Hz. This suggests an increase in the oxide trap



FIG. 3. (a) Drain current noise PSD vs drain current for a FE and a reference nMOSFET. (b) Normalized current noise PSD (full lines) and  $\sim (g_m/l_D)^2$  (dashed lines) for the same devices. f=10~Hz and  $V_{DS}=0.05~V.$ 



FIG. 4. Input-referred voltage noise PSD vs gate voltage overdrive at  $f=10\,\text{Hz}$  for a reference and a FEFET.

density at about 2 nm depth (f = 10 Hz) with  $V_{GT}$  or with the increasing energy toward the conduction band in silicon.<sup>19</sup>

Finally, Fig. 5 presents the frequency-normalized and areanormalized (W  $\times$  L) S<sub>VG</sub> for the two wafers studied, approximately corresponding to V<sub>GS</sub> = V<sub>T</sub>. The data have been normalized to the EOT of reference devices (2.75nm) by considering the EOT<sup>2</sup> dependence of the number fluctuations 1/f noise.<sup>17–19</sup> One can derive again that the values for FEFETs are about three times smaller than those for the reference HfO<sub>2</sub> devices. The averages are given in Table I and allow us, in principle, to calculate a trap density in the high- $\kappa$  layer (at an elastic tunneling distance of about 2 nm from the interface, corresponding to f = 10 Hz). Average  $N_{ot}$ values on the order of  $1.2 \times 10^{19}$  cm<sup>-3</sup> eV<sup>-1</sup> and  $4.0 \times 10^{19}$  cm<sup>-3</sup> eV<sup>-1</sup> can be derived for FEFETs and the reference nMOSFETs, respectively. Note that the normalized noise in Fig. 5 is about a factor 10 to 30 higher than what is foreseen by the International Technology Roadmap for Semiconductors (ITRS) for logic devices with a similar EOT. It means that the trap density of the studied HfO<sub>2</sub>



FIG. 5. Area-normalized and frequency-normalized input-referred voltage noise PSD for all measured references and FEFETs.

layers is significantly higher than what is achieved for state-of-theart logic transistors.<sup>26,27</sup> This is most probably related to the defects present along grain boundaries in the crystallized stacks, which are required to obtain the ferroelectric orthorhombic phase, but introduce enhanced defectivity. The non-doped HfO<sub>2</sub> sample is also more susceptible to crystallization during sample processing due to the combination of thick oxide and high thermal budget.

ARTICLE

Finally, one can also observe in Fig. 5 that a similar device-todevice noise dispersion is found for both wafers; about one order of magnitude spread is in agreement with results that are obtained for typical HfO<sub>2</sub>-based MOSFETs.

To conclude, it has been shown that the LF noise of FEFETs with a Si-doped HfO<sub>2</sub> gate dielectric exhibits predominantly  $1/f^{\gamma}$  noise with  $\gamma > 1$ . This is interpreted in terms of a trap density in the gate stack that increases with tunneling depth from the Si/SiO<sub>2</sub> interface. While the LF noise PSD is, on the average, a factor three smaller than that for HfO<sub>2</sub> reference transistors subjected to the same thermal budget, the values are significantly higher than those for non-crystalline, thin-oxide logic stacks and are believed to be a consequence of the crystal structure of the stack, which is required to attain the ferroelectric orthorhombic phase.

This work was performed in the framework of the IMEC Industrial Affiliation Program on Ferroelectric Memory Devices.

#### DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request

#### REFERENCES

<sup>1</sup>J. Müller, T. S. Böscke, D. Bräuhaus, U. Schröder, U. Böttger, J. Sundqvist, P. Kücher, T. Mikolajick, and L. Frey, "Ferroelectric Zr<sub>0.5</sub>Hf<sub>0.5</sub>O<sub>2</sub> thin films for nonvolatile memory applications," Appl. Phys. Lett. **99**, 112901 (2011).

<sup>2</sup>T. S. Böscke, S. Teichert, D. Bräuhaus, J. Müller, U. Schröder, U. Böttger, and T. Mikolajick, "Phase transitions in ferroelectric silicon doped hafnium oxide," Appl. Phys. Lett. **99**, 112904 (2011).

<sup>3</sup>J. Müller, T. S. Böscke, U. Schröder, R. Hoffmann, T. Mikolajick, and L. Frey, "Nanosecond polarization switching and long retention in a novel MFIS-FET based on ferroelectric HfO<sub>2</sub>," IEEE Electron Device Lett. **33**, 185–187 (2012).

 $^{4}$ N. Gong and T.-P. Ma, "Why is FE-HfO<sub>2</sub> more suitable than PZT or SBT for scaled nonvolatile 1-T memory cell? A retention perspective," IEEE Electron Device Lett. **37**, 1123–1126 (2016).

<sup>5</sup>M. H. Park, H. J. Kim, Y. J. Kim, W. Lee, T. Moon, and C. S. Hwang, "Evolution of phases and ferroelectric properties of thin  $Hf_{0.5}Z_{r0.5}O_2$  films according to the thickness and annealing temperature," Appl. Phys. Lett. **102**, 242905 (2013).

<sup>6</sup>X. Tian, S. Shibayama, T. Nishimura, T. Yajima, S. Migita, and A. Toriumi, "Evolution of ferroelectric HfO<sub>2</sub> in ultrathin region down to 3 nm," Appl. Phys. Lett. **112**, 102902 (2018).

<sup>7</sup>H. Mulaosmanovic, E. T. Breyer, T. Mikolajick, and S. Slesazeck, "Ferroelectric FETs with 20-nm-thick  $HfO_2$  layer for a large memory window and high performance," in *IEEE International Electron Devices Meeting* (IEEE, 2016), pp. 11.5.1–11.5.4.

<sup>8</sup>M. Trentzsch, S. Flachowsky, R. Richter, J. Paul, B. Reimer, D. Utess, S. Jansen, H. Mulaosmanovic, S. Müller, S. Slesazeck, J. Ocker, M. Noack, J. Müller, P. Polakowski, J. Schreiter, S. Beyer, T. Mikolajick, and B. Rice, "A 28 nm HKMG super low power embedded NVM technology based on ferro-electric FETs," in *IEEE International Electron Devices Meeting* (IEEE, 2016), pp. 11.5.1–11.5.4.

<sup>9</sup>K. Florent, M. Pesic, A. Subirats, K. Banerjee, S. Lavizzari, A. Arreghini, L. Di Piazza, G. Potoms, F. Sebaai, S. R. C. McMitchell, M. Popovici, G. Groeseneken, and J. Van Houdt, "Vertical ferroelectric HfO<sub>2</sub> FET based on 3-D NAND architecture: Towards dense low-power memory," in *IEEE International Electron Devices Meeting* (IEEE, 2018), pp. 2.5.1–2.5.4.

<sup>10</sup>S. Dünkel, M. Trentzsch, R. Richter, P. Moll, C. Fuchs, O. Gehring, M. Majer, S. Wittek, B. Müller, T. Melde, H. Mulaosmanovic, S. Slesazeck, S. Müller, J. Ocker, M. Noack, D.-A. Löhr, P. Polakowski, J. Müller, T. Mikolajick, J. Höntschel, B. Rice, J. Pellerin, and S. Beyer, "A FeFET based super-low-power ultra-fast embedded NVM technology for 22nm FDSOI and beyond," in *IEEE International Electron Devices Meeting* (IEEE, 2017), pp. 19.7.1–19.7.4.

J. Müller, P. Polakowski, S. Mueller, and T. Mikolajick, "Ferroelectric hafnium oxide based materials and devices: Assessment of current status and future prospects," ECS J. Solid State Sci. Technol. 4, N30–N35 (2015).
E. Yurchuk, J. Müller, S. Müller, J. Paul, M. Pesic, R. van Bentum, U. Schroeder,

<sup>12</sup>E. Yurchuk, J. Müller, S. Müller, J. Paul, M. Pesic, R. van Bentum, U. Schroeder, and T. Mikolajick, "Charge-trapping phenomena in HfO<sub>2</sub>-based FeFET-type nonvolatile memories," IEEE Trans. Electron Devices **63**, 3501–3507 (2016).

<sup>13</sup>N. Gong and T.-P. Ma, "A study of endurance issues in HfO<sub>2</sub>-based ferroelectric field effect transistors: Charge trapping and trap generation," IEEE Electron Device Lett. **39**, 15–18 (2018).

<sup>14</sup>Y. Higashi, N. Ronchi, B. Kaczer, K. Banerjee, S. R. C. McMitchell, B. J. O'Sullivan, S. Clima, A. Minj, U. Celano, L. DiPiazza, M. Suzuki, D. Linten, and J. Van Houdt, "Impact of charge trapping on imprint and its recovery in HfO<sub>2</sub> based FeFET," in *IEEE International Electron Devices Meeting* (IEEE, 2019), pp. 15.6.1–15.6.4.

<sup>15</sup>H. Mulaosmanovic, F. Müller, M. Lederer, T. Ali, R. Hoffmann, K. Seidel, H. Zhou, J. Ocker, S. Müeller, S. Dünkel, D. Kleimaier, J. Müller, M. Trentzsch, S. Beyer, E. T. Breyer, T. Mikolajick, and S. Slesazeck, "Interplay between switching and retention in HfO<sub>2</sub>-based ferroelectric FETs," IEEE Trans. Electron Devices 67, 3466–3471 (2020).

<sup>16</sup>M. von Haartman and M. Őstling, Low-Frequency Noise in Advanced MOS Devices (Springer, 2007).

<sup>17</sup>D. M. Fleetwood, ""Border traps" in MOS devices," IEEE Trans. Nucl. Sci. 39, 269–271 (1992).

<sup>18</sup>G. Ghibaudo and T. Boutchacha, "Electrical noise and RTS fluctuations in advanced CMOS devices," Microelectron. Reliab. 42, 573–582 (2002).

<sup>19</sup>E. Simoen, D. H.-C. Lin, A. Alian, G. Brammertz, C. Merckling, J. Mitard, and C. Claeys, "Border traps in Ge/III-V channel devices: Analysis and reliability aspects," IEEE Trans. Device Mater. Reliab. 13, 444–455 (2013).

<sup>20</sup>E. Simoen and C. Claeys, *Random Telegraph Signals in Semiconductor Devices* (Institute of Physics, Bristol, UK, 2016).

<sup>21</sup>D. Boudier, B. Cretu, E. Simoen, A. Veloso, N. Collaert, and A. Thean, "Low-frequency noise assessment in n- and p-channel sub-10 nm triple-gate FinFETs. Part I: Theory and methodology," Solid State Electron. **128**, 102–108 (2017).

<sup>22</sup>B. J. O'Sullivan, V. Putcha, R. Izmailov, V. Afanas'ev, E. Simoen, T. Jung, Y. Higashi, R. Degraeve, B. Truijen, B. Kaczer, N. Ronchi, S. McMitchell, K. Banerjee, S. Clima, L. Breuil, G. Van den Bosch, D. Linten, and J. Van Houdt, "Defect profiling in FEFET Si:HfO<sub>2</sub> layers," Appl. Phys. Lett. **117**, 203504 (2020).

<sup>23</sup> E. Simoen, A. Mercha, L. Pantisano, C. Claeys, and E. Young, "Tunneling  $1/f^{\gamma}$  noise in 5 nm HfO<sub>2</sub>/2.1 nm SiO<sub>2</sub> gate stack n-MOSFETs," Solid State Electron **49**, 702–709 (2005).

<sup>24</sup>S.-H. Song, H. S. Choi, R. H. Baek, G.-B. Choi, M.-S. Park, K. T. Lee, H. C. Sagong, S.-H. Lee, S. W. Lung, C. Y. Kang, and Y.-H. Jeong, "A new physical 1/f noise model for double stack high-k gate-dielectric MOSFETs," IEEE Electron Device Lett. **30**, 1365–1367 (2009).

<sup>25</sup>B. Min, S. P. Devireddy, Z. Çelik-Butler, A. Shanware, L. Colombo, K. Green, J. J. Chambers, M. R. Visokay, and A. L. Pacheco-Rotondaro, "Impact of interfacial layer on low frequency noise of HfSiON dielectric MOSFETs," IEEE Trans. Electron Devices 53, 1459–1466 (2006).

<sup>26</sup>J. W. Lee, E. Simoen, A. Veloso, M. J. Cho, G. Boccardi, L.-Å. Ragnarsson, T. Chiarella, N. Horiguchi, G. Groeseneken, and A. Thean, "Sidewall crystalline orientation effect of post-treatments for a replacement metal gate bulk fin field effect transistor," Appl. Mater. Interfaces 5, 8865–8868 (2013).

<sup>27</sup>C. Claeys, R. Ritzenthaler, T. Schram, H. Arimura, N. Horiguchi, and E. Simoen, "Low-frequency noise assessment of work function engineering cap layers in highκ gate stacks," ECS J. Solid State Sci. Technol. 8, N25–N31 (2019).