


RESEARCH ARTICLE | APRIL 04 2022

# Study and characterization of GaN MOS capacitors: Planar vs trench topographies

Special Collection: [Wide- and Ultrawide-Bandgap Electronic Semiconductor Devices](#)

K. Mukherjee; C. De Santi ; S. You; ... et. al

 Check for updates

*Appl. Phys. Lett.* 120, 143501 (2022)

<https://doi.org/10.1063/5.0087245>

  
View  
Online

  
Export  
Citation



## Articles You May Be Interested In

Investigations of internal stresses in high-voltage devices with deep trenches

*Journal of Vacuum Science & Technology B* (November 2020)

Trench profile angle beveling

*Journal of Vacuum Science & Technology A* (August 2008)

Stacked oxide as trench gate dielectric

*Journal of Vacuum Science & Technology A* (July 1992)



Time to get excited.  
Lock-in Amplifiers – from DC to 8.5 GHz

[Find out more](#)

 Zurich  
Instruments

# Study and characterization of GaN MOS capacitors: Planar vs trench topographies

Cite as: Appl. Phys. Lett. **120**, 143501 (2022); doi: [10.1063/5.0087245](https://doi.org/10.1063/5.0087245)

Submitted: 3 February 2022 · Accepted: 18 March 2022 ·

Published Online: 4 April 2022



View Online



Export Citation



CrossMark

K. Mukherjee,<sup>1</sup> C. De Santi,<sup>1,a)</sup> S. You,<sup>2</sup> K. Geens,<sup>2</sup> M. Borga,<sup>2</sup> S. Decoutere,<sup>2</sup> B. Bakeroot,<sup>3</sup> P. Diehle,<sup>4</sup> F. Altmann,<sup>4</sup> G. Meneghesso,<sup>1</sup> E. Zanoni,<sup>1</sup> and M. Meneghini<sup>1</sup>

## AFFILIATIONS

<sup>1</sup>Department of Information Engineering, University of Padova, Via Gradenigo 6/B, 35131 Padova, Italy

<sup>2</sup>imec, Kapeldreef 75, Heverlee, Belgium

<sup>3</sup>CMST, imec and Ghent University, Technologiepark 126, 9052 Ghent, Belgium

<sup>4</sup>Fraunhofer Institute for Microstructure of Materials and Systems IMWS, Walter-Huelse-Strasse 1, 06120 Halle, Germany

Note: This paper is part of the APL Special Collection on Wide- and Ultrawide-Bandgap Electronic Semiconductor Devices.

<sup>a)</sup>Author to whom correspondence should be addressed: [carlo.desanti@unipd.it](mailto:carlo.desanti@unipd.it)

## ABSTRACT

Developing high quality GaN/dielectric interfaces is a fundamental step for manufacturing GaN vertical power transistors. In this paper, we quantitatively investigate the effect of planar etching treatment and trench formation on the performance of GaN-based MOS (metal oxide semiconductor) stacks. The results demonstrate that (i) blanket etching the GaN surface does not degrade the robustness of the deposited dielectric layer; (ii) the addition of the trench etch, while improving reproducibility, results in a decrease in the breakdown performance compared to the planar structures. (iii) For trench structures, the voltage for a 10 year lifetime is still above 20 V, indicating a good robustness. (iv) To review the trapping performance across the metal-dielectric-GaN stack, forward-reverse capacitance-voltage measurements with and without stress and photo-assistance are performed. Overall, as-grown planar capacitors devoid of prior etching steps show the lowest trapping, while trench capacitors have higher interface trapping and bulk trapping comparable to the blanket etched capacitors. (v) The nanostructure of the GaN/dielectric interface was characterized by high resolution scanning transmission electron microscopy. An increased roughness of 2–3 monolayers at the GaN surface was observed after blanket etching, which was correlated with the higher density of interface traps. The results presented in this paper give fundamental insight on how the etch and trench processing affects the trapping and robustness of trench-gate GaN-metal-oxide-semiconductor field effect transistors and provide guidance for the optimization of device performance.

Published under an exclusive license by AIP Publishing. <https://doi.org/10.1063/5.0087245>

The formation of the gate module is of critical importance to the functioning of metal-oxide-semiconductor field effect transistors (MOSFETs), which are the subject of intense research.<sup>1,2</sup> In GaN-based vertical MOSFETs, the output current is maximized through a large number of densely packed trenches, each of which comprises the gate electrode and the gate dielectric interfacing with GaN.

Several processing features are necessary for trench fabrication, including (i) a controllable dry etch process to reduce surface roughness around the trench and (ii) rounded corners to minimize field-crowding, followed by (iii) a cleaning process to ensure the minimization of impurities and residuals depending on the process.<sup>3–8</sup> Similar steps may be necessary also for mesa fabrication in vertical diode structures.<sup>9</sup>

Each of these steps may degrade the quality of the surface, thus potentially lowering the stability (due to trapping effects) and the

reliability of the devices. Despite the importance of this topic for future vertical GaN technologies, the understanding of the impact of process steps on dielectric/interface properties is still limited.

The goal of this paper is to improve the understanding of the relation between trench process parameters and trapping phenomena in GaN-based MOSFETs. To this aim, we present an extensive and systematic analysis of the impact of blanket etch, selective etch, and trench formation on the robustness and stability of GaN-based MOS capacitors.

We demonstrate that (a) a blanket etch prior to gate deposition does not alter the robustness of the devices but results in an increase in the trap density (+44% bulk and +30% interface trapping), compared to the as-grown (unetched) sample. In addition, (b) the formation of the trench may result in a decrease in the breakdown voltage (–10 V) due to the higher electric field present at the trench corners.

Finally, (c) the formation of the trench results in an increased interface trapping (+50% bulk and 45% interface trapping with respect to the as-grown case). Photo-assisted capacitance voltage measurements and high resolution transmission electron microscopy were carried out to gain insight on the observed trapping processes.


We investigated the reliability and trapping performance of MOS capacitor structures. To fabricate these capacitors, a  $n^+$ -GaN layer with  $6 \times 10^{18}$  Si atoms/cm<sup>3</sup> is grown on top of an undoped GaN layer and some stress compensation layers on a Si substrate by MOCVD. All the structures have a bilayer dielectric stack composed of an interfacial 2.5 nm layer of Al<sub>2</sub>O<sub>3</sub> and a bulk SiO<sub>2</sub> layer of 50 nm, deposited on the top  $n^+$  GaN layer. The bilayer configuration is advantageous in trench MOSFETs as reported in previous works,<sup>10,11</sup> as the ALD-deposited thin dielectric ensures a high-quality interface with GaN, while the thick SiO<sub>2</sub> improves the gate dielectric stack robustness. While emulating the behavior of unit gate cells of a trench power MOSFET, the larger area ( $=7.25 \times 10^{-4}$  cm<sup>2</sup>) of the test capacitors allows for improved resolution and diagnostic validity of the measured data.

The three tested wafers differ in the semiconductor etching type. The “reference” wafer has planar capacitors on as-grown (i.e., devoid of any prior etching steps) gallium nitride to reflect the properties of the dielectric stack and of the interface when the dielectric is deposited on as-grown  $n^+$ -GaN. The “blanket” wafer has planar capacitors fabricated on a blanket etched  $n^+$ -GaN surface to study the impact of the bare etching process and to reproduce the conditions expected along the bottom of a trench. Finally, the “trench” wafer has trench capacitors with a selective deep trench etch to analyze the effects of the complete trench geometry, including the trench sidewalls and corners. The trapezoidal shape of the gate trench was found to be beneficial<sup>12</sup> due to an optimized electric field profile, in addition to providing better homogeneity for the top metal coverage. For the wafer with a blanket GaN etch and the wafer with a patterned trench etch, an identical dry etch step was used for GaN removal in a biased ICP (inductive coupled plasma) etch chamber. First, a bulk GaN removal step was implemented using a Cl<sub>2</sub>/Ar chemistry. Second, atomic layer etch (ALE) processing steps are implemented as a soft landing step.<sup>11</sup> Before the dielectric deposition is done, wet cleaning steps are implemented to clean up organic residues. On top of the gate dielectric, a TiN/Ti/Al containing stack is used as a metal electrode. Afterwards, a N-implantation is used to isolate the  $n^+$ -GaN in the bond pad areas of the capacitor structures. Ohmic contacts to  $n^+$ -GaN are realized by recess etching, cleaning, Ti/TiN/Al based metallization, and low-temperature ohmic anneal.<sup>13</sup> PECVD SiO<sub>2</sub> is used as an intermetal dielectric, and the metal stacks are finished with a 4 μm-thick Al stack. The schematic cross section of the capacitors is shown in Fig. 1(a).

Initially, we compared the breakdown behavior of the three wafers: nine capacitors from each wafer were subjected to I-V sweeps until hard breakdown, and the statistical distribution of the breakdown voltage ( $V_{BR}$ ) is compared in Fig. 1(b).


First, we notice that the blanket wafer shows only a small worsening compared to the reference wafer, indicating that a planar blanket etch does not significantly impact on device reliability. On the other hand, the trench wafer has a 20% lower  $V_{BR}$ , indicating that the 3D trench structure results in a reduced reliability. We notice that the intra-wafer dispersion in  $V_{BR}$  is lower for the trench wafer.

To obtain an estimation of expected lifetimes, constant voltage stress tests on nine devices from each wafer were performed until




**FIG. 1.** (a) Schematic structure of the planar and trench capacitors. (b) Average breakdown voltage from I-V sweeps and (c) estimated lifetime from constant voltage stress measurements for the different wafers. Blanket etch implies only a small reduction in the breakdown voltage, while trench formation results in a significant decrease. It is worth noticing that the voltage for 10 years lifetime will be higher than 20 V for all analyzed samples.

breakdown. The average  $V_{BR}$  for each voltage and wafer is summarized in Fig. 1(c), along with lifetime extrapolation. As can be noticed, the results indicate that the voltage for 10-year lifetime is lower for the trench wafer (25 V), compared to the reference wafer ( $\approx 40$  V, wafer A). To understand these results, TCAD simulations were carried out with Sentaurus, the device simulation tool by Synopsys. The results (presented in Fig. 2 for a representative voltage of 30 V) demonstrate



**FIG. 2.** Simulations of the electric field distribution for  $V = 30$  V across (a) planar and (b) trench capacitor structures. (c) and (d) Electric field profiles along the cut-lines in (a) and (b), respectively. The results confirm that the formation of the trench results in a higher field across the insulator, which leads to a lower breakdown voltage for the trench wafer.



**FIG. 3.** (a) Comparison of effective trapped charge from bi-directional CV measurements for the different wafers. The fast measurement protocol does not identify differences among the wafers, so a more detailed analysis is proposed. Specifically, (b) reports the capacitance hysteresis measured after the introduction of a trapping time between the forward and backward C–V sweeps. This approach results in measurable charge trapping. Blanket etch and trench formation result in a larger interface/oxide trapping, compared to the reference process.

a stronger electric field crowding at the trench corners for the trench wafer with an overall electric field peak significantly higher than in planar capacitors; this results in a lower breakdown voltage compared to the planar capacitors of the reference and blanket wafers. Additional details on the simulation framework can be found in the [supplementary material](#).


To compare the trapping in the bulk and at the interface of the deposited dielectric, a set of C–V measurements were performed. First, C–V hysteresis was measured, from 0 V to increasing stop voltages, to calculate the effective traps density ( $N_{\text{eff}}$ ) profile for each wafer, as shown in [Fig. 3\(a\)](#).  $N_{\text{eff}}$  estimated in this way was found to be comparable among the three wafers. However, in simple forward and backward sweeps, the trapping time is relatively short: for this reason, to compare the wafers in a worst-case scenario, the testing conditions were aggravated by forcing a trapping time at a given positive voltage. Specifically, bi-directional CV measurements from deep depletion at  $-25$  V to accumulation at  $25$  V were repeated for each wafer with the addition of a stress period of  $120$  s at  $V_G = 25$  V between the forward and backward CV sweeps.

[Figure 3\(b\)](#) shows the comparative hysteresis magnitudes between the wafers. As can be noticed, every etching process results in increased trapping; in addition, the trench etched capacitors display the largest hysteresis, possibly an effect of the different geometry and non-uniform electric field (which may favor a stronger trapping) or of the presence of different crystal planes involved, leading to a different amount of damage in the planar and diagonal region of the trench. In all cases, the maximum hysteresis between the forward-backward curves is observed around  $-15$  V and is associated with (a) a higher trapping at the  $\text{Al}_2\text{O}_3/\text{GaN}$  interface,<sup>14,15</sup> since a change in the slope of the backward curve is detected, and (b) a larger oxide trapping.

To quantitatively evaluate the amount of oxide and interface traps in the three wafers, photo-assisted CV analysis was carried out. This allows us to (i) accurately extract the total amount of trapped charge by starting from a completely de-trapped device state and (ii) to reliably separate the interface ( $D_{\text{it}}$ ) and stored bulk oxide trap ( $Q_{\text{ox}}$ ) contributions.

The principle of the photo-assisted CV experiment<sup>15</sup> is illustrated in [Fig. 4\(a\)](#). (1) First, UV (wavelength =  $365$  nm) illumination ( $50$  s of LED illumination followed by  $500$  s of no illumination) is applied to induce photoionization of energetically deep interface/bulk trap states; then, the (2) forward C–V sweep is measured from  $-25$  V to  $+25$  V. Such a “forward” characteristic represents the ideal, completely de-trapped device response.

At this point, the traps are filled by (3) stressing for two minutes at a high positive voltage ( $25$  V). Finally, the (4) backward sweep is



**FIG. 4.** (a) Principle of the photo-assisted C–V procedure. Comparison of (b) oxide trapped charge and (c) integrated  $D_{\text{it}}$  for the three wafers considered in this paper. Blanket etch results in a moderate increase in bulk and interface states; trench processing further increases the interface state density.

performed from +25 V to −25 V. Representative capacitance-voltage curves after illumination and after filling in accumulation can be found in the [supplementary material](#).


By separately evaluating  $Q_{ox}$  (extracted from the absolute rigid shift between the forward and backward curves, where the  $D_{it}$  impact is minimum) and  $D_{it}$  (extracted from the change in the slope between forward-backward curves), the total trapped bulk oxide charge and interface charge can be estimated, as compared for all the wafers in [Figs. 4\(b\) and 4\(c\)](#).

It is clear that both blanket etching and trench formation result in the worsening in bulk trapping ( $Q_{ox}$ ) with comparable magnitude compared to the reference wafer [[Fig. 4\(b\)](#)]. Compared to the reference case,  $Q_{ox}$  is increased by 44% and 51% for the blanket and the trench wafer, respectively. With regard to interface traps ( $D_{it}$ ), the extracted energy profile for the traps was found to lie between 0.3 and 0.8 eV; the interface trap density was found to rise steadily from the reference to the trench wafer [[Fig. 4\(c\)](#)].

Specifically, the blanket wafer displays a  $D_{it}$  31% higher than the reference wafer, while the corresponding increase in the trench wafer is  $\approx 45\%$ . It is worth noting that the total amount of the trapped charge in [Fig. 4](#) is larger than the extracted values in [Fig. 3](#), which confirms that the photo-assisted CV method provides a more complete filling of defects and a more accurate extraction of the total (traps empty to traps filled) trapped charge compared to a simple forward/backward CV sweep. The fact that a simple bi-directional CV sweep is not sufficient for a complete characterization of trapping phenomena in GaN-based MOS stacks can be ascribed to the relatively long trapping times of the analyzed samples, which are on the order of seconds (see similar previous reports on complete transistors<sup>16</sup>).

To understand the impact of the blanket etch process on the electrical behavior of the interface, microstructural analysis of the dielectric was carried out for the reference and blanket planar capacitors. Cross sectional, electron transparent films located at the middle of the capacitors were prepared by large area Ar-ion milling to guarantee a Ga-free sample preparation providing best conditions for atomic resolved TEM imaging. EDXS (energy dispersive x-ray spectroscopy) and HR-STEM (high resolution—scanning transmission electron microscopy) investigation were performed on a probe-corrected 200 kV Hitachi HF 5000 TEM equipped with a double EDX detector. In [Fig. 5\(a\)](#), the two amorphous dielectric layers of the reference planar capacitor can be seen. The corresponding EDXS analysis of these region of interest shows a homogenous 2.5 nm thin  $Al_2O_3$  layer followed by a 50 nm thick  $SiO_2$  layer [see [Figs. 5\(b\)–5\(e\)](#)]. No difference in the thickness of the individual layers or chemical composition were observed for the reference and blanket etched planar capacitors. Additional high magnification EDXS investigation of the GaN/ $Al_2O_3$  interface showed no substantial deviations between both samples (not shown). DF STEM images (not shown), with a 100 nm scale, were obtained to compare the semiconductor surface with and without blanket GaN etch. The surface roughness is comparable, and more details can be found in [Ref. 17](#).

Then, the GaN/ $Al_2O_3$  interfaces of both planar capacitors were characterized by means of HR-STEM [see [Figs. 5\(f\) and 5\(g\)](#)]. The reference capacitor has a sharp GaN/ $Al_2O_3$  interface with an atomic flat GaN surface. In contrast, the GaN surface of the blanket planar capacitor has a roughness of 2–3 monolayers. The increased roughness could have enhanced the presence of interface defects on the etched



**FIG. 5.** (a) BF-STEM image and (b)–(e) corresponding elemental EDXS maps showing the dielectric layers of the reference planar capacitor. The 2.5 nm thin  $Al_2O_3$  layer is homogenous in thickness and forms an interface to GaN. The  $Al_2O_3$  layer is followed by a 50 nm thick  $SiO_2$  layer. HAADF-HR-STEM images of the GaN- $Al_2O_3$  interface for (f) reference and (g) blanket etched planar capacitors. Blanket etching results in an increased interface roughness that can explain the increased charge trapping revealed by electrical measurements.

capacitors and/or favored carrier leakage from the semiconductor to the insulator, thus resulting in stronger trapping phenomena.

In summary, we evaluated the impact of specific processing steps (blanket etch, selective etch, and trench formation) on the stability and robustness of MOS capacitors; this aspect is fundamental for the development of vertical GaN MOSFETs.

The results of our analysis indicated the following: (i) The blanket etching of the GaN surface results in increased trapping (by an average of 35%) compared to oxide deposition on as-grown (un-etched) GaN films. However, the breakdown robustness is not compromised. (ii) Introducing a trapezoidal-shaped trench etch of controlled depth reduces the breakdown capability by an average of 10 V due to worsened field crowding effects and results in increased trapping. While the bulk trapping effects remain comparable to that of planar capacitors on blanket etched GaN, the interface trapping at the oxide/semiconductor interface and/or border traps is strengthened further (+10% compared to the blanket etched case, and +45% compared to the as-grown case), possibly due to the combined effect of the blanket etch and of the sidewall formation. (iii) The microstructural quality of the insulator and interfaces was analyzed by means of HR-STEM and

EDXS. No impact of the blanket etching on the chemical composition of the dielectric layers for the as-grown and the blanket etched planar capacitors was observed. The blanket etching induced a degradation of the GaN surface resulting in an increased roughness of 2–3 monolayers compared to an atomic flat as-grown GaN surface, which can explain the stronger charge trapping phenomena observed after etching. The results described within this paper can be used as guidelines for the optimization of MOS stacks to be used in vertical GaN transistors.

See the [supplementary material](#) for details on the simulation framework and for representative photo-assisted C–V measurements.

This work was carried out within the UltimateGaN project, which has received funding from the ECSEL Joint Undertaking (JU) under Grant Agreement No. 826392. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Austria, Belgium, Germany, Italy, Slovakia, Spain, Sweden, Norway, and Switzerland. The UltimateGaN project is co-funded by the Ministry of Education, Universities and Research in Italy. The authors would like to thank A. Böbenroth for TEM sample preparation.

## AUTHOR DECLARATIONS

### Conflict of Interest

The authors have no conflicts to disclose.

### DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request.

## REFERENCES

- <sup>1</sup>M. Meneghini, I. Rossetto, C. De Santi, F. Rampazzo, A. Tajalli, A. Barbato, M. Ruzzarin, M. Borga, E. Canato, E. Zanoni, and G. Meneghesso, in *IEEE International Reliability Physics Symposium Proceedings* (IEEE, 2017).
- <sup>2</sup>M. Meneghini, A. Tajalli, P. Moens, A. Banerjee, E. Zanoni, and G. Meneghesso, *Mater. Sci. Semicond. Process.* **78**, 118–126 (2017).
- <sup>3</sup>S. Yamada, H. Sakurai, Y. Osada, K. Furuta, T. Nakamura, R. Kamimura, T. Narita, J. Suda, and T. Kachi, *Appl. Phys. Lett.* **118**, 102101 (2021).
- <sup>4</sup>Y. Zhang, M. Sun, Z. Liu, D. Piedra, J. Hu, X. Gao, and T. Palacios, *Appl. Phys. Lett.* **110**, 193506 (2017).
- <sup>5</sup>M. Ruzzarin, K. Geens, M. Borga, H. Liang, S. You, B. Bakeroot, S. Decoutere, C. De Santi, A. Neviani, M. Meneghini, G. Meneghesso, and E. Zanoni, *Microelectron. Reliab.* **114**, 113828 (2020).
- <sup>6</sup>M. Diale, F. D. Auret, N. G. van der Berg, R. Q. Odendaal, and W. D. Roos, *Appl. Surf. Sci.* **246**, 279 (2005).
- <sup>7</sup>B. Ren, M. Sumiya, M. Liao, Y. Koide, X. Liu, Y. Shen, and L. Sang, *J. Alloys Compd.* **767**, 600 (2018).
- <sup>8</sup>N. K. Jaiswal and V. N. Ramakrishnan, *Trans. Electr. Electron. Mater.* **22**, 363 (2021).
- <sup>9</sup>Y. Sun, X. Kang, Y. Zheng, K. Wei, P. Li, W. Wang, X. Liu, and G. Zhang, *Nanomaterials* **10**, 657 (2020).
- <sup>10</sup>K. Mukherjee, C. De Santi, M. Borga, S. You, K. Geens, B. Bakeroot, S. Decoutere, G. Meneghesso, E. Zanoni, and M. Meneghini, *Materials* **13**, 4740 (2020).
- <sup>11</sup>K. Mukherjee, C. De Santi, M. Borga, K. Geens, S. You, B. Bakeroot, S. Decoutere, P. Diehle, S. Hübner, F. Altmann, M. Buffolo, G. Meneghesso, E. Zanoni, and M. Meneghini, *Materials* **14**, 2316 (2021).
- <sup>12</sup>K. Y. Osipov, W. John, N. Kemf, S. A. Chevchenko, P. Kurpas, M. Matalla, O. Krüger, and J. Würfl, in *International Conference on Compound Semiconductor Manufacturing Technology* (CS MANTECH 2013) (2013), pp. 139–142.
- <sup>13</sup>B. De Jaeger, M. Van Hove, S. Decoutere, and S. Stoffels, U.S. patent 9,634,107 (25 April 2017).
- <sup>14</sup>R. D. Long and P. C. McIntyre, *Materials* **5**, 1297 (2012).
- <sup>15</sup>B. L. Swenson and U. K. Mishra, *J. Appl. Phys.* **106**, 064902 (2009).
- <sup>16</sup>K. Mukherjee, M. Borga, M. Ruzzarin, C. De Santi, S. Stoffels, S. You, K. Geens, H. Liang, S. Decoutere, G. Meneghesso, E. Zanoni, and M. Meneghini, *Appl. Phys. Express* **13**, 024004 (2020).
- <sup>17</sup>P. Diehle, S. Hubner, C. De Santi, K. Mukherjee, E. Zanoni, M. Meneghini, K. Geens, S. You, S. Decoutere, and F. Altmann, in *13th International Conference on Advanced Semiconductor Devices and Microsystems (ASDAM)* (IEEE, 2020), pp. 10–13.