Monte Carlo analysis of p-type Si_{0.75}Ge_{0.25}-channel nanosheet performance

F. M. Bufler, H. Arimura, P. Favia, G. Eneman, P. Matagne, N. Horiguchi, *Member, IEEE*, and G. Hellings, *Senior Member, IEEE*

Abstract—The performance of Si_{0.75}Ge_{0.25}-channel ptype nanosheet devices with a gate length of 14 nm and a sheet width of 12 nm is investigated by Monte Carlo device simulation. It is found that the stress in the Si-Ge channel can eliminate the performance imbalance with n-type nanosheets arising from the (001) surface in the absence of stress. The performance is the same as the theoretical performance of Si-channel p-type nanosheets with Si_{0.5}Ge_{0.5} source/drain pockets under the ideal assumption that no stress relaxation e.g. due to grain boundaries from merging epitaxial growth occurs for the Si-channel devices. It is shown that the performance levels can be related to stress-induced quasi-ballistic velocity overshoot and the impact of alloy scattering. This is not captured by standard drift-diffusion simulation where a smaller saturation velocity predicts a performance degradation for Si-Ge channel devices.

Index Terms—Monte Carlo, Si–Ge, nanosheet, alloy scattering

I. INTRODUCTION

N order to further increase the drive current per footprint, FinFETs are being replaced by devices with stacked sheets of tunable width such as nanosheet (NS) devices [1], [2] and forksheets [3].

One challenge associated with these new device types is the effectiveness of source/drain (S/D) stressors for *p*-type devices. The traditional approach for stress engineering consists of embedding silicon–germanium (Si–Ge) pockets in the S/D regions where the lattice–mismatch to the Si substrate leads to uniaxial compressive stress in the channel. This strongly increases the hole mobility in the $\langle 110 \rangle$ channel direction.

However, crystal defects at the sidewalls of the Si–Ge pockets can increase the access resistance and impair the device performance in spite of a high stress–induced channel mobility. This was already observed for planar bulk pMOSFETs [4] and might become a more serious problem for NS devices with high S/D Ge–contents in view of the scaled device dimensions. On the other hand, the creation and maintenance of a high compressive channel stress by embedded Si–Ge S/D pockets could also be problematic in NS devices, since merging of epitaxial growth from the substrate and the different NS channels can lead to a complete stress loss [5]. The importance of stress is even larger for nanosheets since the dominant

F. M. Bufler (e-mail: Fabian.Bufler@imec.be), H. Arimura, P. Favia, G. Eneman, P. Matagne, N. Horiguchi, and G. Hellings are with IMEC, Kapeldreef 75, BE-3001 Leuven, Belgium.

Manuscript received month xx, 2022.

surface is in contrast to the (110) sidewall of FinFETs in the (001) wafer direction which is unfavorable for holes and can lead to a performance imbalance with nFETs.

This raises the question if other stressors can be effective for NS performance improvements. One possibility is to use Si-Ge as channel material where compressive stress originates from lattice-mismatch to a Si substrate. Compressively strained Si-Ge as channel material has been used for FDSOI devices [6]. Challenges for nanosheets concern the selectivity for etching the sacrificial SiGe layers with a different Gecontent than the target SiGe channel in the multi-layer stack as well as the surface quality of the interface between the SiGe channel and the interfacial oxide in the gate stack. As far as self-heating affects performance this effect will become stronger for a SiGe channel due to its lower thermal conductivity. However, these potential problems for SiGe as a channel material can be overcome since, recently, it has also been demonstrated for stacked nanosheets and performance improvement with respect to Si-channel control devices was measured [7].

It is the purpose of this work to explore by device simulation the performance of *p*-type Si–Ge channel (cSiGe) nanosheets at a future technology node featuring a gate length of $L_G=14$ nm. Note that cSiGe performance depends both on the predictable stress–induced mobility increase and the surface quality with unknown dependence on the Ge–content. Therefore the focus of this work is the comparison of a cSiGe– NS with a fixed realistic Ge–content of 0.25 to a standard Si-channel (cSi) NS.

This task requires a microscopic transport model since the on-current (ION) at these short L_G is determined by quasiballistic velocity overshoot. Corresponding Monte Carlo (MC) [8]–[10] and nonequilibrium Green's function (NEGF) [11]–[13] simulations were restricted to n-type nanosheets. P-type nanosheets were only investigated in [14] and, for the same access resistance and doping profiles, found to involve about 35 % lower performance than pFinFETs. Here, we extend this work and find that Si_{0.75}Ge_{0.25}-channel nanosheets can achieve the same performance as their *n*-type cSi counterparts. Together with their potentially more stable stress configuration this makes them an attractive contender for future technology nodes.

II. SIMULATION APPROACH

Fig. 1 shows the NS device which is investigated by MC

© 2022 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. https://doi.org/10.1109/TED.2022.3204934



Fig. 1. Geometry and Ge-content of a *p*-type nanosheet with four sheets. The distance between sheets is 10 nm and the S/D regions are contacted from above. The contacted poly pitch (CPP) is 42 nm and the spacer width is 5 nm. The channel orientation is in $\langle 110 \rangle$ direction.

simulation [15] in this work. It corresponds to the NS of [14] with dimensions scaled to the next technology node. This involves smaller values for L_G (14 nm vs. 15 nm), sheet width (12 nm vs. 16 nm), CPP (42 nm vs. 45 nm), spacer width (5 nm vs. 8 nm) and distance between sheets (10 nm vs. 14 nm).

In [14] contact resistivities and the parameters of analytic doping profiles were adjusted to reproduce measured transfer characteristics of FinFETs with $L_G=20 \text{ nm}$ [16] and then used for device simulation of the target devices with $L_G=15 \text{ nm}$. Here, we use the same values as obtained in [14] for the simulation of the NS devices with $L_G=14 \text{ nm}$ except that there is now no channel doping in the nanosheets.

The employed MC approach is discussed in detail in Sect. II of [8]. The specifics for p-type cSiGe devices are on one hand the hole band structure which is described by the 6-band $\mathbf{k} \cdot \mathbf{p}$ model. On the other hand, both Si-type and Ge-type optical and elastic acoustic phonon scattering rates weighted by the corresponding molefraction are taken into account. All intraband and interband transitions are allowed for phonon and for alloy scattering. The alloy scattering potential is adjusted to drift mobility measurements in unstrained, lightly doped bulk Si-Ge [17]. Mechanical stress simulation [18] takes into account lattice mismatch to the substrate, source/drain etch (where the stress in the case of a Si-Ge channel is maintained by the multi-layer stack and the dummy gate oxide) and regrowth as well as dummy gate removal. In order to validate the MC model for cSiGe devices we compare in Fig. 2 the simulated long-channel effective hole mobilities with corresponding measurements [19] in planar bulk pMOSFETs for a Si-channel and a Si_{0.75}Ge_{0.25}-channel. With a ratio for diffusive surface scattering (accounting for surface roughness) of $r_{diff}=0.07$ ($r_{spec}=0.93$ for specular surface scattering, accounting via energy and parallel-momentum conservation for the orientation-dependence of the effective mobility, see the detailed discussion in [20]) a good agreement is obtained with the measured Si-channel mobility and also with the Si_{0.75}Ge_{0.25}-channel mobility. Some overestimation of the Si-Ge mobility can be eliminated by increasing the surface roughness slightly via r_{diff} =0.09, but essentially the mobility increase originating from the biaxial compressive stress due to lattice-mismatch of Si-Ge with the Si substrate is captured



Fig. 2. Long-channel hole mobilities in planar bulk MOSFETs according to measurements [19] and 2D MC simulation. The biaxial compressive stress in the Sio.75Ge0.25-channel is about -1.5 GPa. The diffusive ratio of surface scattering, $\mathbf{r_{diff}}$, is a measure of the surface roughness. The higher value of 0.09 needed in case of the Si–Ge channel for a better agreement with the measured mobility suggests a somewhat stronger roughness than in case of the Si channel.



Fig. 3. MC transfer characteristics at V_{DS} =0.7 V and V_{DS} =0.05 V of Si_{0.75}Ge_{0.25}-channel and Si-channel nanosheet devices.

without any parameter adjustment. However, we use $r_{\rm diff}$ =0.15 for the simulation of Si and Si–Ge NS devices. The reason is that a higher surface roughness than for planar MOSFETs appears to be more realistic as reproducing the measured Fin-FET mobilities [20] involved such a higher surface roughness. This is plausible as the fins have to be etched, similar to the selective etch process for the sheet release in NS devices.

III. SHORT-CHANNEL RESULT

Fig. 3 shows the short–channel transfer characteristics for the cSiGe NS device in comparison to *p*-type and *n*-type cSi nanosheets with S/D stressors (due to 50 % Ge and 2 % equivalent C concentration, respectively) and in the absence of stress. Stress relaxation reduces the performance for the p-cSi NS much more than for the n-cSi NS because of the stronger stress impact and the unfavorable (001) surface in the pMOS case. It is our main result that the p-cSiGe NS with x_{Ge} =0.25 can re–establish the same performance level of the n-cSi NS



Fig. 4. MC transfer characteristics at $V_{\rm DS}$ =0.7 V and $V_{\rm DS}$ =0.05 V of the Si_{0.75}Ge_{0.25}-channel and Si-channel NS devices with respective S/D Ge–contents of $x_{\rm Ge}$ =0.25 and $x_{\rm Ge}$ =0.5. In addition, the result without alloy scattering as well as the results without stress are shown.

and even outperform the unstrained n-cSi device (though the p-cSiGe NS–ION is not higher than that of the stressed p-cSi NS despite a higher channel stress). In the latter case a better balance would be present upon changing in the context of sequential CFET [21] the channel orientation of the n-cSi NS to $\langle 100 \rangle$ or in case of a stronger surface roughness in the p-cSiGe NS as suggested by Fig. 2.

IV. DISCUSSION

In this section we analyze a few particular conditions to provide a physical interpretation of the results in Fig. 3.

First, we investigate in Fig. 4 the influence of stress and alloy scattering. To this end we simulate two cases - cSiGe NS with x_{Ge} =0.25 in channel and S/D and cSi NS with x_{Ge} =0.5 in S/D — also in the absence of stress and without alloy scattering. Switching off alloy scattering leads now to a higher ION in the cSiGe device due to the higher channel stress, whereas the linear current remains unaffected. This can be related to the different transport regimes [22]: in the stationary case stress-induced drift-velocity enhancement is strongest for small driving fields whereas the saturation velocity is almost not improved; hence at a low $V_{\rm DS}$ of 50 mV, which at small L_{G} corresponds to a rather high driving field, the drain current is not much enhanced. In contrast, at a high $V_{\rm DS}$ of 0.7 V quasi-ballistic transport is present and a stressinduced reduction of the transport mass increases the velocity overshoot. And alloy scattering reduces the ballisticity leading to a degradation of the velocity overshoot and hence ION. This interpretation is supported by the IdVg curves without stress: as there is no stress benefit, a SiGe channel does not improve ION and alloy scattering then leads to an ION reduction.

The different transport regimes are further investigated by comparing in Fig. 5 ION according to drift–diffusion (DD) simulation — which corresponds also at high drain bias to near–equilibrium nonlinear transport — with MC simulation which at high drain bias is in the quasi–ballistic regime at short L_G . Here, we also consider cSiGe with a higher S/D Ge–content to study the effect of an increased channel stress



Fig. 5. Transfer characteristics of the $Si_{0.75}Ge_{0.25}$ -channel and Sichannel NS devices according to MC and DD device simulations.



Fig. 6. Hole drift velocity profiles (averaged with the hole density over the sheet cross–section) for the NS device in Fig. 1 at L_{G} =14 nm.

assuming that no stress relaxation occurs. In contrast to the case of MC, it can be seen that ION according to DD is much lower for the Si-Ge channel than for the Si channel, whereas the degradation by the Si-Ge channel is weaker for the linear current. The reason is that in DD simulation the channel velocity cannot be higher than the saturation velocity which is in terms of the velocity-field characteristics an input (note that the stress-induced velocity enhancement is strongest for low driving fields and that the saturation velocity essentially does not change under stress, see Fig. 3 of [22]). And the saturation velocity in Si-Ge is smaller than in Si (because of the smaller optical phonon energy in Ge). This is reflected in the velocity profiles in the channel shown in Fig. 6 for high drain bias. For low drain bias the channel velocity is still below the saturation velocity and consequently the negative impact of its smaller value in Si-Ge is less pronounced such that the DD drain current in the linear mode is less reduced for a Si–Ge channel.

V. CONCLUSION

We have demonstrated that *p*-type cSiGe nanosheets can achieve the performance level of *n*-type cSi nanosheets. This performance balance makes cSiGe nanosheets together with a potential for good stress maintenance a viable option for future technology nodes.

REFERENCES

- N. Loubet, T. Hook, P. Montanini, C.-W. Yeung, S. Kanakasabapathy, M. Guillom, T. Yamashita, J. Zhang, X. Miao, J. Wang, A. Young, R. Chao, M. Kang, Z. Liu, S. Fan, B. Hamieh, S. Sieg, Y. Mignot, W. Xu, S.-C. Seo, J. Yoo, S. Mochizuki, M. Sankarapandian, O. Kwon, A. Carr, A. Greene, Y. Park, J. Frougier, R. Galatage, R. Bao, J. Shearer, R. Conti, H. Song, D. Lee, D. Kong, Y. Xu, A. Arceo, Z. Bi, P. Xu, R. Muthinti, J. Li, R. Wong, D. Brown, P. Oldiges, R. Robison, J. Arnold, N. Felix, S. Skordas, J. Gaudiello, T. Standaert, H. Jagannathan, D. Corliss, M. H. Na, A. Knorr, T. Wu, D. Gupta, S. Lian, R. Divakaruni, T. Gow, C. Labelle, S. Lee, V. Paruchuri, H. Bu, and M. Khare, "Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET," in *Symp. on VLSI Technol.*, Kyoto (Japan), Jun. 2017, pp. 230–231, doi: 10.23919/VLSIT.2017.7998183
- [2] S. Barraud, B. Previtali, C. Vizioz, J.-M. Hartmann, J. Sturm, J. Lassarre, C. Perrot, P. Rodriguez, V. Loup, A. Magalhaes-Lucas, R. Kies, G. Romano, M. Cassé, N. Bernier, A. Jannaud, A. Grenier, and F. Andrieu, "7-levels-stacked nanosheet GAA transistors for high performance computing," in *Symp. on VLSI Technol.*, Jun. 2020, TC1.2, doi: 10.1109/VL-SITechnology18217.2020.9265025
- [3] H. Mertens, R. Ritzenthaler, Y. Oniki, B. Briggs, B. Chan, A. Hikavyy, T. Hopf, G. Mannaert, Z. Tao, F. Sebaai, A. Peter, K. Vandersmissen, E. Dupuy, E. Rosseel, D. Batuk, J. Geypen, G. T. Martinez, D. Abigail, E. Grieten, K. Dehave, J. Mitard, S. Subramanian, L. Å. Ragnarsson, P. Weckx, D. Jang, B. Chehab, G. Hellings, J. Ryckaert, E. D. Litta, and N. Horiguchi, "Forksheet FETs for advanced CMOS scaling: Forksheetnanosheet co-integration and dual work function metal gates at 17nm N-P space," in Symp. on VLSI Technol., Kyoto (Japan), Jun. 2021, T2.1
- [4] T. Kammler, I. Peidous, A. Wei, K. Romero, C. Reichel, S. Heinemann, and H.-J. Engelmann, "Sidewall dislocations in embedded SiGe source/drain areas of MOSFETs and their impact on the device performance," *ECS Trans.*, vol. 3, no. 7, pp. 713–718, Oct. 2006. doi: 10.1149/1.2355866
- [5] J.-S. Yoon, J. Jeong, S. Lee, J. Lee, , S. Lee, J. Lim, and R.-H. Baek, "DC performance variations by grain boundary in source/drain epitaxy of sub-3-nm nanosheet field-effect transistors," *IEEE Access*, vol. 10, pp. 22 032–22 037, 2022. doi: 10.1109/ACCESS.2022.3154049
- [6] Q. Liu, M. Vinet, J. Gimbert, N. Loubet, R. Wacquez, L. Grenouillet, Y. L. Tiec, A. Khakifirooz, T. Nagumo, K. Cheng, H. Kothari, D. Chanemougame, F. Chafik, S. Guillaumet, J. Kuss, F. Allibert, G. Tsutsui, J. Li, P. Morin, S. Mehta, R. Johnson, L. F. Edge, S. Ponoth, T. Levin, S. Kanakasabapathy, B. Haran, H. Bu, J.-L. Bataillon, O. Weber, O. Faynot, E. Josse, M. Haond, W. Kleemeier, M. Khare, T. Skotnicki, S. Luning, B. Doris, M. Celik, and R. Sampson, "High performance UTBB FDSOI devices featuring 20nm gate length for 14nm node and beyond," in *IEDM Tech. Dig.*, Washington, DC (USA), Dec. 2013, pp. 228–231, doi: 10.1109/IEDM.2013.6724592
- [7] R. Bao, C. Durfee, J. Zhang, L. Qin, J. Rozen, H. Zhou, J. Li, S. Mukesh, S. Pancharatnam, K. Zhao, C. D. Adams, E. Leobandung, V. Narayanan, D. Guo, and H. Bu, "Critical elements for next generation high performance computing nanosheet technology," in *IEDM Tech. Dig.*, San Francisco (USA), Dec. 2021, pp. 565–568, doi: 10.1109/IEDM19574.2021.9720601
- [8] F. M. Bufler, R. Ritzenthaler, H. Mertens, G. Eneman, A. Mocuta, and N. Horiguchi, "Performance comparison of *n*-type Si nanowires, nanosheets, and FinFETs by MC device simulation," *IEEE Electron Device Lett.*, vol. 39, no. 11, pp. 1628–1631, Nov. 2018. doi: 10.1109/LED.2018.2868379
- [9] D. Nagy, G. Espiñeira, G. Indalecio, A. J. García-Loureiro, K. Kalna, and N. Seoane, "Benchmarking of FinFET, nanosheet, and nanowire FET architectures for future technology nodes," *IEEE Access*, vol. 8, pp. 53 196–53 202, 2020. doi: 10.1109/ACCESS.2020.2980925

- [10] N. Seoane, J. G. Fernandez, K. Kalna, D. Nagy, E. Comesana, and A. J. García-Loureiro, "Simulations of statistical variability in n-type FinFET, nanowire, and nanosheet FETs," *IEEE Electron Device Lett.*, vol. 42, no. 10, pp. 1416–1419, Oct. 2021. doi: 10.1109/LED.2021.3109586
- [11] H.-H. Park, W. Choi, M. A. Pourghaderi, J. Kim, U. Kwon, and D. S. Kim, "NEGF simulations of stacked silicon nanosheet FETs for performance optimization," in *Proc. SISPAD*, Udine (Italy), Sep. 2019, pp. 192–194, doi: 10.1109/SISPAD.2019.8870365
- [12] S.-M. Hong and P.-H. Ahn, "AC NEGF simulation of nanosheet MOS-FETs," in *Proc. SISPAD*, Sep. 2020, pp. 289–292, doi: 10.23919/SIS-PAD49475.2020.9241656
- [13] M. A. Pourghaderi, H.-H. P. A.-T. Pham, S. Jin, K. Vuttivorakulchai, Y. Park, U. Kwon, W. Choi, and D. S. Kim, "Critical backscattering length in nanotransistors," *IEEE Electron Device Lett.*, vol. 43, no. 2, pp. 180–183, Feb. 2022. doi: 10.1109/LED.2021.3138943
- [14] F. M. Bufler, D. Jang, G. Hellings, G. Eneman, P. Matagne, A. Spessot, and M. H. Na, "Monte Carlo comparison of n-type and p-type nanosheets with FinFETs: Effect of the number of sheets," *IEEE Trans. Electron Devices*, vol. 67, no. 11, pp. 4701–4704, Nov. 2020. doi: 10.1109/TED.2020.3024267
- [15] Synopsys Inc., "Sentaurus Device Monte Carlo User Guide," Release S-2021.06, Mountain View (USA), 2021
- [16] S.-Y. Wu, C. Y. Lin, M. C. Chiang, J. J. Liaw, J. Y. Cheng, C. H. Chang, V. S. Chang, K. H. Pan, C. H. Tsai, C. H. Yao, T. Miyashita, Y. K. Wu, K. C. Ting, C. H. Hsieh, R. F. Tsui, R. Chen, C. L. Yang, H. C. Chang, C. Y. Lee, K. S. Chen, Y. Ku, and S. M. Jang, "Demonstration of a sub-0.03 um² high density 6-T SRAM with scaled bulk FinFETs for mobile SOC applications beyond 10nm node," in *Symp. on VLSI Technol.*, Honolulu (Hawaii), Jun. 2016, pp. 92–93, doi: 10.1109/VLSIT.2016.7573390
- [17] F. M. Bufler and B. Meinerzhagen, "Hole transport in strained Si_{1-x}Ge_x alloys on Si_{1-y}Ge_y substrates," J. Appl. Phys., vol. 84, no. 10, pp. 5597–5602, Nov. 1998. doi: 10.1063/1.368605
- [18] Synopsys Inc., "Sentaurus Process User Guide," Release Q-2019.12, Mountain View (USA), 2019
- [19] C. H. Lee, R. G. S. III, R. Bao, S. Mochizuki, V. Paruchuri, and H. Jagannathan, "Understanding the interfacial layer formation on strained Si_{1-x}Ge_x channels and their correlation to inversion layer hole mobility," in *Symp. on VLSI Technol.*, Kyoto (Japan), Jun. 2017, pp. 126–127, doi: 10.23919/VLSIT.2017.7998217
- [20] F. M. Bufler, F. O. Heinz, and L. Smith, "Efficient 3D Monte Carlo simulation of orientation and stress effects in FinFETs," in *Proc. SISPAD*, Glasgow (UK), Sep. 2013, pp. 172–175, doi: 10.1109/SIS-PAD.2013.6650602
- [21] P. Schuddinck, F. M. Bufler, Y. Xiang, A. Farokhnejad, G. Mirabelli, A. Vandooren, B. Chehab, A. Gupta, C. R. Neve, G. Hellings, and J. Ryckaert, "PPAC of sheet-based CFET configurations for 4 track design with 16nm metal pitch," in *Symp. on VLSI Technol. & Circuits*, Honolulu (Hawaii), Jun. 2022, pp. 365–366, doi: 10.1109/VLSITechnologyandCir46769.2022.9830492
- [22] F. M. Bufler and W. Fichtner, "Scaling of strained–Si n–MOSFETs into the ballistic regime and associated anisotropic effects," *IEEE Trans. Electron Devices*, vol. 50, no. 2, pp. 278–284, Feb. 2003. doi: 10.1109/TED.2002.808552