

lnec

Enabling 3-level High Aspect Ratio Supervias for 3nm node and below

Daniel Montero, Victor Vega Gonzalez et al.



Outline

3-level supervias

- Introduction: What is a Supervia?
- 2-level SV
- Extending the concept \rightarrow 3-level SV
 - First iteration
 - Failure analysis
 - Second iteration
- Conclusions
- Challenges & future work



3

ເກາec

Extending the Supervia concept for 3nm node and beyond **Towards 3-level Supervias**



confidential

Integration flow & patterning challenges Supervia first, Dual Damascene process

ເກາຍc





Lack of self-

alignment

5

2-level Supervias

Evolution of 2-level Supervias



3-level Supervias

Towards 3-level SV Supervia patterning Two different etch chambers

Challenges

- Higher aspect ratio etch
- Keep vertical etch → Control undercut
- Minimize TiN HM erosion

SV etch chamber A

(SV + trench etch)





✓ All vias are landing

Partial Self-alignment loss

SV etch chamber B (trench etch in chamber A)



• Not all vias are landing

٠

- Self-alignment lost at wafer edge
 - Residues around via

3-level SV: Ist iteration after metal fill Inspection across M3 trenches

umec





10

3-level Supervia: Ist iteration Inspection along M3 trenches









- ✓ Expected profile
- Some chamfering

- Unexpected profile
- Trench etch delayed around SVs

3-level Supervia: 1st iteration

Resistance measurements (Kelvin vias)

Chamber A



Kelvin vias





✓ > 90 % yield chamber A

• 25 % yield chamber B

Chamber B





Improving results on chamber B

SV failure analysis: chamber B

Partition of supervia etch



ເກາຍດ

3) TiN residues

2nd iteration: etch improvements

SV etch in chamber B + trench etch in chamber A

New SOC

(better wafer uniformity and higher TiN selectivity)

New SOC + new ash (more aggressive ash)



An aggressive SoC ash is required to remove residues

2nd iteration: morphological results

SV etch in chamber B + trench etch in chamber A



New SoC/ash etch improved uniformity, with less residues, but deeper trenches

Ist vs. 2st iteration: chamber B

Resistance measurements (kelvin vias)

Second iteration

Higher yield obtained from second iteration

Final comparison: chamber A vs chamber B

Resistance measurements (kelvin vias)

✓ Chamber B: lower CD, higher yield and lower resistance

ເກາຍc

19

Towards full integration in chamber B

SV + trench etch in Chamber B

Ti-based residues after trench etch, wet clean can help

Improving line collapse on chamber B processing

Coupon tests, etch into low-k

Post etch treatments are promising to remove residues and prevent line collapse

Improving line collapse full wafer

Interaction between trench etch and Supervia profile

Conclusions

3-level Supervias

- 3-level SV successfully patterned
- ✓ Chamber B shows better results (2nd iteration)
 - Advantages
 - High AR ~ 7.6
 - Self-alignment
 - Bottom CD ~ 15.5 nm
 - Electrical yield > 95 %
 - Low resistance 58 Ω
 - But...
 - More Ti-based residues \rightarrow improve cleaning strategies
- Thermal shock tests are ok after 500 hours of stress
- Towards DD etch in chamber B
 - Trench etch challenging \rightarrow residues
 - Combine PET + wet clean → <u>best results</u>

- Improve selectivity to TiN Hard Mask
- Reduce residue formation
- Adjust trench depth to target
- Extend the concept to 4-level SV (uber-vias)

Outline 3-level Supervias

- Introduction: What is a Supervia?
- 2-level SV
- Extending the concept \rightarrow 3-level SV
 - First iteration
 - Failure analysis
 - Second iteration
- Conclusions
- Challenges & future work

Acknowledgements:

Etch: Daniel Montero, BT Chan, Harinarayanan Puliyalil, Filip Schleicher, Stefan Decoster, Sara Paolillo, Yannick Feurprier, Frederic Lazzarino

Reliability: Olalla Varela Pedreira, Alicja Lesniewska, Houman Zahedmanesh, Ivan Ciofi Litho: Janko Versluijs, Murat Pak, Joost Bekaert, Victor Blanco, Patrick Wong, Sandip Halder Clean: Quoc Toan Le, Nina Bazzazian, Hanna Decoster, Els Kesters, Efrain Altamirano Metallization: Nancy Heylen, Lieve Teugels, Zaid El-Mekki, Marleen van der Veen, Herbert Struyf **TF**: Nicolas Jourdan, Tobias Peissker, Ali Haider, Yosuke Kimura, Patrick Verdonck, Johan Swerts Insite: Ivan Ciofi **DTCO**: Bilal Chehab **Integration**: Victor Vega, Chen Wu, Gayle Murdoc Design: Victoria Malacara, Yun-ling Lin, Hsinlan Chang, Tomas Webers, Hemant Vats, Luc Rynders, Miroslav Cupak, Yasser Sherazi, Ryan Ryoung han Kim **OPC/TMA**: Jae Uk Lee, Youssef Drissi, Werner Gillijns, Luc Halipre, Darko Trivkovic **Metro**: Mohamed Saib, Anne-Laure Charley Inline TEM: Dimitry Batuk, Gerardo Tadeo, Jef Geypen, Eva Grieten Vortex-2: B. de Wachter, F. Fodor AMSimec : T. Daenen, B. Knuts, W. Peters, J.V.D. Bosch, M.V. Dievel, J.V. Laer, G. Vercaigne Engineering teams & p-line

Nano-interconnect program management: Seongho Park, Zsolt Tokei

Partners/Suppliers

embracing a better life

Back-up slides

SV failure analysis: chamber B

Atypical profile along trenches explained

TiN residues on SV walls delay the trench etch

ເກາຍc