



## Enabling 3-level High Aspect Ratio Supervias for 3nm node and below

Daniel Montero, Victor Vega Gonzalez et al.


# Outline

## 3-level supervias

- Introduction: What is a Supervia?
- 2-level SV
- Extending the concept → 3-level SV
  - First iteration
  - Failure analysis
  - Second iteration
- Conclusions
- Challenges & future work




# What is a Supervia?

BEOL Scaling Booster for 3nm node




- Supervia: direct connection between  $M_x$  and  $M_{x+2}$
- High Aspect Ratio Via
  - 2-level SV: M3 to M1  $\rightarrow$  AR  $\sim$  5
  - 3-level SV: M4 to M1  $\rightarrow$  AR  $\sim$  10

## Benefits (2-level SV)



# Extending the Supervia concept for 3nm node and beyond

## Towards 3-level Supervias



# Integration flow & patterning challenges


## Supervia first, Dual Damascene process

### 1. Supervia Litho


-40 nm PR  
-28 nm SOG  
  
-65 nm SOC  
  
30 nm Oxide  
30 nm TiN  
20nm cap Oxide  
  
67nm Low k 3.0  
  
10nm SiCN  
37nm Low k 3.0  
  
10nm SiCN  
37nm Low k 3.0  
  
10nm SiCN  
10 nm Ru  
4 nm TiN  
  
Zero marker

### 2. Supervia Etch Self-aligned to trenches



Strong HM corner erosion



### 3. SOC strip




### 4. Trench etch



Top view, CDSEM

Cut

Cross-section view, TEM




### Patterning challenges

- Selectivity to Hard Mask
- SV straight profile
- CD control
- Uniformity
- Metal filling

# 2-level Supervias


# Evolution of 2-level Supervias

## Stacked vias



Reference


## Standard SV<sup>1</sup>



$CD_{bottom} = 20 \text{ nm}$   
 $AR = 5.5$

Need to control CD  
Avoid short-circuit M2


## Narrow SV<sup>2</sup>



$CD_{bottom} = 10.5 \text{ nm}$   
 $AR = 5.8$

Aggressive scaling possible

## Resistance measurements



Resistance: 59 %  
decrease  
Standard SV vs  
stacked vias

# 3-level Supervias

# Towards 3-level SV

Supervia patterning



Two different etch chambers

## Challenges

- Higher aspect ratio etch
- Keep vertical etch → Control undercut
- Minimize TiN HM erosion

### SV etch chamber A


(SV + trench etch)




- ✓ All vias are landing
- Partial Self-alignment loss

### SV etch chamber B

(trench etch in chamber A)



Residues around vias



Self-alignment lost




- ✓ Controlled undercut
- Not all vias are landing
- Self-alignment lost at wafer edge
- Residues around via

# 3-level SV: 1<sup>st</sup> iteration after metal fill


Inspection across M3 trenches




Chamber A



Chamber B




- ✓ Good conformality with Ru fill
  - Vias not fully filled → pinch off
  - $CD_{bottom} = 17.6\text{nm}$ , AR = 8.1





- ✓ Straighter profile and higher AR
  - ✓ Better Ru CVD fill
  - ✓  $CD_{bottom} = 10.6\text{nm}$ , AR = 12.3
  - Not all SV landing

# 3-level Supervia: 1<sup>st</sup> iteration

Inspection along M3 trenches




Chamber A




Expected profile



Chamber B



Masking during trench etch




- ✓ Expected profile
- Some chamfering

- Unexpected profile
- Trench etch delayed around SVs

## 3-level Supervia: 1<sup>st</sup> iteration


## Resistance measurements (Kelvin vias)

# Chamber A




## Kelvin vias

			70	49							
	58	75	40	75	49						
	103	55	40	150	70	131	41				
	43	56	55	66	74	79	62	51	59		
	BAD	176	71	43	73	56	111	59	245		
	BAD	192	83	108	158	764	229	50	BAD		
	92	139	79	51	63	89	56	193	63	BAD	
	102	78	289	93	BAD	85	156	55	130	60	BAD
	66	52	73	63	167	BAD	52	67	71	43	47
	59	101	53	65	89	49	BAD	59	66	48	77
	81	54	93	147	195	64	43	197	63	75	48
	75	58	46	56	225	62	59	48	149		
	BAD	54	61	222	166	68	93	91	BAD		
	442	22	63	45	60	69	23	71	23		



- ✓ > 90 % yield chamber A
- 25 % yield chamber B

# Chamber B




## Kelvin vias

# 3-level Supervia: 1<sup>st</sup> iteration

## Thermal shock tests


- Stress conditions:
  - [-50°C, 125°C]
  - [15,15] min/cycle
- Total stress time = 2000cycles (500h)



✓ **No impact on SV  
resistance after 500 h**  
✓ **Good integration**

### Stress simulations

\*Courtesy of Houman Z.





**Higher stress on lines  
than on vias due to in-  
plane constrains**

Improving results on chamber B

# SV failure analysis: chamber B

## Partition of supervia etch



## 2<sup>nd</sup> iteration: etch improvements


SV etch in chamber B  
+ trench etch in chamber A

### New SOC

(better wafer uniformity and higher TiN selectivity)

### New SOC + new ash

(more aggressive ash)




An aggressive SoC ash is required to remove residues

## 2<sup>nd</sup> iteration: morphological results

SV etch in chamber B + trench etch in chamber A


### Previous iteration

- $CD_{bottom} = 10.6\text{nm}$
- AR= 12.3




### New SOC

- $CD_{bottom} = 11.1\text{nm}$
- AR= 12.1



### New SOC + new ash

- $CD_{bottom} = 15.5\text{nm}$
- AR= 7.6






**New SoC/ash etch improved uniformity, with less residues, but deeper trenches**

# 1<sup>st</sup> vs. 2<sup>st</sup> iteration: chamber B

Resistance measurements (kelvin vias)

## Second iteration

### First iteration




Higher yield obtained from second iteration


# Final comparison: chamber A vs chamber B

Resistance measurements (kelvin vias)


Chamber A  
reference



$CD_{bottom} = 17.6\text{nm}$   
 $AR = 8.1$



Chamber B  
New SoC + new ash




$CD_{bottom} = 15.5\text{nm}$   
 $AR = 7.6$

✓ Chamber B: lower CD, higher yield and lower resistance

Towards full integration in chamber B

# SV + trench etch in Chamber B




**Ti-based residues after trench etch, wet clean can help**


# Improving line collapse on chamber B processing

Coupon tests, etch into low-k


Low-k etch



Low-k etch  
+ post-etch treatment A



Low-k etch  
+ post-etch treatment B




**Post etch treatments are promising to remove residues and prevent line collapse**

# Improving line collapse full wafer


## Interaction between trench etch and Supervia profile

### Low passivation

Trench etch



Trench depth  
target value




Selectivity TiN ~ 8


- After etch
  - Line collapse
- After wet clean
  - Line restored
- Good self-alignment
- SV damaged

### High passivation

Trench etch



Trench depth  
target value



Selectivity TiN ~ 4.5

- After etch
  - Line collapse
- After wet clean
  - Line restored
- Good self-alignment
- Straight SV profile
- Less TiN selectivity

Good candidate for  
next iterations

# Conclusions

## 3-level Supervias

- ✓ 3-level SV successfully patterned
- ✓ Chamber B shows better results (2<sup>nd</sup> iteration)
  - Advantages
    - High AR ~ 7.6
    - Self-alignment
    - Bottom CD ~ 15.5 nm
    - Electrical yield > 95 %
    - Low resistance 58 Ω
  - But...
    - More Ti-based residues → improve cleaning strategies
- ✓ Thermal shock tests are ok after 500 hours of stress
- Towards DD etch in chamber B
  - Trench etch challenging → residues
  - Combine PET + wet clean → best results

# Outlook

## 3-level SV

- Improve selectivity to TiN Hard Mask
- Reduce residue formation
- Adjust trench depth to target
- Extend the concept to 4-level SV (uber-vias)

# Outline

## 3-level Supervias

- Introduction: What is a Supervia?
- 2-level SV
- Extending the concept → 3-level SV
  - First iteration
  - Failure analysis
  - Second iteration
- Conclusions
- Challenges & future work

# Acknowledgements:

**Etch:** Daniel Montero, BT Chan, Harinarayanan Puliyalil, Filip Schleicher, Stefan Decoster, Sara Paolillo, Yannick Feurprier, Frederic Lazzarino

**Reliability:** Olalla Varela Pedreira, Alicja Lesniewska, Houman Zahedmanesh, Ivan Ciofi

**Litho:** Janko Versluijs, Murat Pak, Joost Bekaert, Victor Blanco, Patrick Wong, Sandip Halder

**Clean:** Quoc Toan Le, Nina Bazzazian, Hanna Decoster, Els Kesters, Efrain Altamirano

**Metallization:** Nancy Heylen, Lieve Teugels, Zaid El-Mekki, Marleen van der Veen, Herbert Struyf

**TF:** Nicolas Jourdan, Tobias Peissker, Ali Haider, Yosuke Kimura, Patrick Verdonck, Johan Swerts

**Insite:** Ivan Ciofi

**DTCO:** Bilal Chehab

**Integration:** Victor Vega, Chen Wu, Gayle Murdoc

**Design:** Victoria Malacara, Yun-Jing Lin, Hsinlan Chang, Tomas Webers, Hemant Vats, Luc Rynders, Miroslav Cupak, Yasser Sherazi, Ryan Ryoung han Kim

**OPC/TMA:** Jae Uk Lee, Youssef Drissi, Werner Gillijns, Luc Halipre, Darko Trivkovic

**Metro:** Mohamed Saib, Anne-Laure Charley

**Inline TEM:** Dimitry Batuk, Gerardo Tadeo, Jef Geypen, Eva Grieten

**Vortex-2:** B. de Wachter, F. Fodor

**AMSiMEC :** T. Daenen, B. Knuts, W. Peters, J.V.D. Bosch, M.V. Dievel, J.V. Laer, G. Vercaigne

**Engineering teams & p-line**

**Nano-interconnect program management:** Seongho Park, Zsolt Tokei


## Partners/Suppliers



**Back-up slides**

# SV failure analysis: chamber B

## Atypical profile along trenches explained



**TiN residues on SV walls delay the trench etch**