

Communication

A Thin-Film Pinned-Photodiode Imager Pixel with Fully Monolithic Fabrication and beyond 1Me- Full Well Capacity

Joo Hyoung Kim ¹, Francois Berghmans ¹, Abu Bakar Siddik ^{1,2}, Irem Sutcu ^{1,2}, Isabel Pintor Monroy ¹, Jehyeok Yu ^{1,3}, Tristan Weydts ¹, Epimitheas Georgitzikis ¹, Jubin Kang ^{1,4}, Yannick Baines ¹, Yannick Hermans ¹, Naresh Chandrasekaran ¹, Florian De Roose ¹, Griet Uytterhoeven ¹, Renaud Puybaret ¹, Yunlong Li ¹, Itai Lieberman ¹, Gauri Karve ¹, David Cheyns ¹, Jan Genoe ^{1,2}, Paweł E. Malinowski ¹, Paul Heremans ^{1,2}, Kris Myny ^{1,2}, Nikolas Papadopoulos ¹ and Jiwon Lee ^{1,5,*}

- ¹ Imec, Kapeldreef 75, 3001 Leuven, Belgium; joo.hyoung.kim@imec.be (J.H.K.); francois.berghmans@imec.be (F.B.); abu.bakar.siddik@imec.be (A.B.S.); irem.sutcu@imec.be (I.S.); isabel.pintormonroy@imec.be (I.P.M.); jehyeok.yu.ext@imec.be (J.Y.); tristan.weydts@imec.be (T.W.); epimitheas.georgitzikis@imec.be (E.G.); jubin.kang.ext@imec.be (J.K.); yannick.baines@imec.be (Y.B.); yannick.hermans@imec.be (Y.H.); naresh.chandrasekaran@imec.be (N.C.); florian.deroose@imec.be (F.D.R.); griet.uytterhoeven@imec.be (G.U.); renaud.puybaret@imec.be (R.P.); yunlong.li@imec.be (Y.L.); itai.lieberman@imec.be (I.L.); gauri.karve@imec.be (G.K.); david.cheyns@imec.be (D.C.); jan.genoe@imec.be (J.G.); pawel.malinowski@imec.be (P.E.M.); paul.heremans@imec.be (P.H.); kris.myny@imec.be (K.M.); nikolas.papadopoulos@imec.be (N.P.)
- ² Department of Electrical Engineering (ESAT), KU Leuven, 3001 Leuven, Belgium
- ³ College of Information and Communication Engineering, SKKU, Suwon 16419, Republic of Korea
- ⁴ Department of Electrical Engineering, Ulsan National Institute of Science and Technology (UNIST), Ulsan 44919, Republic of Korea
- ⁵ Department of Photonics and Nanoelectronics and the BK21 FOUR ERICA-ACE Center, Hanyang University ERICA, Ansan 15495, Republic of Korea
- * Correspondence: jiwon.lee@imec.be



Citation: Kim, J.H.; Berghmans, F.; Siddik, A.B.; Sutcu, I.; Monroy, I.P.; Yu, J.; Weydts, T.; Georgitzikis, E.; Kang, J.; Baines, Y.; et al. A Thin-Film Pinned-Photodiode Imager Pixel with Fully Monolithic Fabrication and beyond 1Me- Full Well Capacity. *Sensors* **2023**, *23*, 8803. <https://doi.org/10.3390/s23218803>

Academic Editor: Kiyotaka Sasagawa

Received: 2 September 2023

Revised: 16 October 2023

Accepted: 27 October 2023

Published: 29 October 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

Abstract: Thin-film photodiodes (TFPD) monolithically integrated on the Si Read-Out Integrated Circuitry (ROIC) are promising imaging platforms when beyond-silicon optoelectronic properties are required. Although TFPD device performance has improved significantly, the pixel development has been limited in terms of noise characteristics compared to the Si-based image sensors. Here, a thin-film-based pinned photodiode (TF-PPD) structure is presented, showing reduced kTC noise and dark current, accompanied with a high conversion gain (CG). Indium-gallium-zinc oxide (IGZO) thin-film transistors and quantum dot photodiodes are integrated sequentially on the Si ROIC in a fully monolithic scheme with the introduction of photogate (PG) to achieve PPD operation. This PG brings not only a low noise performance, but also a high full well capacity (FWC) coming from the large capacitance of its metal-oxide-semiconductor (MOS). Hence, the FWC of the pixel is boosted up to 1.37 Me- with a 5 μm pixel pitch, which is 8.3 times larger than the FWC that the TFPD junction capacitor can store. This large FWC, along with the inherent low noise characteristics of the TF-PPD, leads to the three-digit dynamic range (DR) of 100.2 dB. Unlike a Si-based PG pixel, dark current contribution from the depleted semiconductor interfaces is limited, thanks to the wide energy band gap of the IGZO channel material used in this work. We expect that this novel 4 T pixel architecture can accelerate the deployment of monolithic TFPD imaging technology, as it has worked for CMOS Image sensors (CIS).

Keywords: thin-film photodiode; large full well capacity; high dynamic range

1. Introduction

Monolithically processed thin-film photodiodes (TFPDs) on the Si ROIC (Read-Out Integrated Circuitry) are attractive imaging platforms when beyond-silicon optoelectronic properties are required [1,2]. They can sense photons with energy smaller than the Si bandgap

(1.12 eV) or can absorb light more efficiently leading to a much reduced active layer thickness while enabling small form factor and higher resolution visible imaging [1,3–7]. Despite these appealing features, the signal-to-noise ratio (SNR) of the TFPD imager pixel output is limited by the kTC noise, high dark current, and low Conversion Gain (CG), compared to the conventional Complementary Metal Oxide Semiconductor (CMOS) Image sensor (CIS). For the Si-based image sensors, a pinned photodiode (PPD) pixel architecture was introduced to address the issues above [8–10]. It was designed to single out the image lag and the kTC noise by pinning the maximum potential of the integration node when it is reset. The photoelectrons are collected in the photodiode during the integration time and these signal charges are transferred to the floating diffusion (FD) to suppress the dark current and elevate the CG. To implement the Si PPD operation, thin-film pinned photodiode (TF-PPD) pixel architecture was demonstrated with the typical low-noise readout operation [11]. The TF-PPD structure is realized by inserting a thin-film transistor (TFT) module based on an oxide semiconductor (here, indium-gallium-zinc oxide: IGZO) between the Si ROIC and the TFPD (Figure 1). The photogate (PG) pins the PD reset level, while the dark current from the depleted surface is suppressed by the wide energy band gap semiconductor (IGZO, Figure 2f). The transfer gate (TG) enables the charge integration and transfer operation. In this way, proof-of-concept TF-PPD has been successfully implemented by mimicking operation of the Si PPD [11]. In this paper, a large full well capacity (FWC) exceeding 1 Mega electrons of the proposed pixel (pitch 5 μm) is highlighted, relying on the fact that PG is a MOS capacitor, which serves as an integration node (Figure 1). This feature could not be well addressed in the previous report, due to the limited FD capacitance of the active pixel [11]. It is found that the high-k material boosts its FWC as a gate dielectric. Dark currents and their activation energies are compared between the PD test structure and TF-PPD passive pixel, to figure out the leakage contribution from the depleted semiconductor interface, inherent to the PG structure, that was not well covered in our previous report [11].




Figure 1. Cont.




Figure 1. Pixel cross-section for the monolithic TFPD image sensor (a) 3 T and (b) 4 T (TF-PPD) structure (TCO: transparent conductive oxide, HTL: hole transport layer, PG: photogate, TG: transfer gate, FD: floating diffusion). Electric potential and signal readout configuration for 3 T pixel (c) and for 4 T pixel (d). Pixel circuit diagram for 3 T pixel (e) and for the 4 T pixel (f).




Figure 2. I-V characteristic of QDPD test structure (a) and of IGZO TFT (b), a micrograph of the TF-PPD passive pixel array (c), and its measurement schematic (d). Band diagrams for the PD (e) and PG (f).

2. Device Configuration and Measurements

The TF-PPD pixel is built in a fully monolithic scheme on a custom-made Si ROIC (Figure 1b). First, the Si ROIC is fabricated with the 130 nm CMOS process exposing PG, TG, and FD electrodes on the top surface. A 10 nm Al₂O₃ gate dielectric is deposited via atomic layer deposition followed by sputtering of 12 nm thick IGZO. TG/PG electrodes, Al₂O₃ and IGZO layers constitute a back-gated TFT structure, while the FD connects the TFT to the Si ROIC. The colloidal quantum dot (CQD) light-absorbing layer, hole transport layer, and the top transparent contact (ITO: indium tin oxide) are layered sequentially, with the IGZO TFT channel simultaneously acting as an electron transport layer (ETL) at the bottom. Details of device fabrication can be found in our previous report [11]. The dark and photocurrent characteristics of the PD test structure are given in Figure 2a. The IGZO is chosen due to its low leakage, high mobility, and compatibility with the CQD PD as an ETL [11,12]. The fabricated IGZO TFT shows I-V characteristics with an on/off ratio larger than 10⁵ and a V_{th} of −2 V (Figure 2b).

Various designs of passive TF-PPD pixels, each with more than 500 parallel-connected arrays, are fabricated as described above and then characterized with a custom-made printed circuit board (PCB) probe card (Figure 2c,d). The PCB is integrated with an off-the-shelf CTIA (Texas Instruments ACF2101) for the signal charge-to-voltage conversion and the field-programmable gate array (Xilinx Artix-7) for generation of control signals. The output of the CTIA is recorded using a DSOX3014 oscilloscope. The TF-PPD pixels are illuminated using a ThorLabs M530L4 530 nm LED, which is modulated via a ThorLabs DC2200 LED driver. Integration capacitance for the CTIA is increased by adding discrete capacitors after the capacitances are measured using a HM8118 LCR bridge to handle the large FWC of the TF-PPD pixels.

3. Simulation and Experimental Results

3.1. TCAD Simulations

Device simulations are performed using Silvaco TCAD to verify the single-pixel TF-PPD operation. The physical structure of the TF-PPD is defined in the Athena process simulator. The structure file is then introduced to the Silvaco TCAD Atlas numerical device simulator to figure out electrical characteristics. Prior to the integration of the a-IGZO transfer gate onto the pixel, experimental results of the TFT electrical characteristics are reflected by adopting a sub bandgap density of states (cm^{−3} eV^{−1}) model within the reported bandgap [13]. The material properties of the TFT such as work function, electron affinity, optical bandgap, and the properties of the photodiode are adopted from our experimental results and Silvaco organic library, respectively. The electrostatic potential is simulated for the a-IGZO layer all along the PG, TG, and FD as can be seen in Figure 3d. The TFT channel exhibits a favorable potential profile for the full charge transfer as expected for the TF-PPD pixel architecture (Figure 3b). The potential level of the integration node (PG) is pinned higher than the TG on value, while that is lower than the TG off value. Signal charge integration and charge transfer phase can be well distinguished by turning on and off the TG, showing that the TF-PPD is realizable with the introduction of the PG structure (Figure 3c,d). More rigorous simulation is our ongoing research work, to understand TF-PPD pixel operation better.




Figure 3. Silvaco TCAD simulation results; (a) simulated structure, (b) lateral potential profile along the IGZO layer, and (c) potential profile when TG is turned off and (d) on.

3.2. Pixel Output Responses by the PG and TG Bias Sweep

By changing the PG or TG bias, the signal charge generation, and the transfer of it can be controlled (Figure 4). First, with the fixed TG on a bias of -1 V, V_{PG} is swept from -4 V to -1 V, where the FD reset voltage is set to 0 V by CTIA, and the TG off value is -6.5 V. When V_{PG} is set to -4 V, which is the same bias as V_{anode} , meaning a limited reverse bias of the PD, a suppressed signal output is found (Figure 4a). As the V_{PG} increases, implying a larger reverse bias within PD, more photocurrent conducts, which is expected from Figures 2a and 4a. In other words, by controlling the V_{PG} , the sensitivity of the PD can be controlled.




Figure 4. Signal output vs. integration time with different VPG and VTG values with the illumination. Signal curves with the fixed VTG (-1 V), varying VPG (-4 ~ -1 V) (a), the same graphs for the fixed VPG (-2 V), and different VTGs (-6.5 ~ -1 V) (b).

V_{TG} sweep measurements are carried out with the fixed V_{PG} of -2 V. The V_{TG} is scanned from -6.5 V to -1 V, showing the limited signal output when the V_{TG} is -6.5 V (Figure 4b). According to the TFT I-V curve given in Figure 2b, the TG begins to be turned on after -2 V. As the VTG increases, more charge transfer becomes available, showing a larger photocurrent for a higher VTG (Figure 4b). However, substantial charge transfer is observed before $V_{TG} -2$ V, which can be explained by the V_{th} nonuniformity within the passive pixel array.

3.3. Full-Well Capacity (FWC)

The PPD concept offers inherent low noise, where the recent PPD-based CIS pixels have a few electrons of read noise level [14,15]. In addition, the active area of the TF-PPD pixel is defined by the PG, thus generated signal charges are collected at the MOS capacitor, rather than the PD junction capacitor [16]. For the proposed pixel architecture, the FWC is described by the capacitor equation of $Q = CV$, where $C = \epsilon A/d$ (Q : charge stored at the MOS capacitor; V : PD voltage swing; ϵ : dielectric permittivity; A : capacitor area; d : gate dielectric thickness). By choosing high- k material as the gate dielectric and thinning the layer, the FWC of the TF-PPD can be boosted. Thanks to this PG structure, the FWC is estimated to be up to 1.1 Me⁻ with the 5 μm pixel pitch and 81% fill factor, followed by 1.4 Me⁻ of measured FWC (Table 1 and Figure 6b, 1.5 V of PD voltage swing assumed by simulation, $\epsilon_r = 9$ for AlOx [17,18]). This is more than eight times larger than the estimated PD junction capacitance, with the same PD voltage swing and 100% fill factor to avoid underestimation of it. As the pixel pitch increases from 5 μm to 10 μm , the elevation of the FWC can be observed, reaching up to 4 Me⁻ for a 10 μm pixel with the fill factor of 50% , while 5.6 Me⁻ of the FWC is measured for the pi-shaped pixel (fill factor 81% (Table 1, Figures 5b and 6b)). This observation implies that the generated signal charges are well collected at the MOS capacitor of the TFT channel on the integration node (Figure 3). As a result, a charge transfer happens along the IGZO channel, not through the PD, so the charge transport mainly depends on TFT properties rather than TFPD, which usually has lower mobility than Si.

Table 1. Estimated and measured FWC of TF-PPD pixels.

| Pixel Pitch | Fill Factor | Estimated FWC | Measured FWC |
|-------------------|-------------|---------------------|---------------------|
| 5 μm | 46% | 0.9 Me ⁻ | 1.1 Me ⁻ |
| | 73% | 1.4 Me ⁻ | 1.4 Me ⁻ |
| 7.5 μm | 57% | 2.4 Me ⁻ | 2.0 Me ⁻ |
| | 88% | 3.7 Me ⁻ | 4.2 Me ⁻ |
| 10 μm | 50% | 3.7 Me ⁻ | 4.0 Me ⁻ |
| | 81% | 6.1 Me ⁻ | 5.6 Me ⁻ |

In addition, the FWC increase due to the fill factor is studied, which also shows a boosted FWC for a higher fill factor (Figure 6). This confirms that the FWC of the pixel is well described by the MOSCAP of the IGZO channel, meaning that the PG is working as expected.

Finally, the FWC is measured by changing the V_{PG} (Figure 7). With the larger voltage swing, a further increase in FWC is expected, accompanied by more photocurrent with a higher PD reverse bias (Figure 7). Once again, an increase in the FWC can be found for the VPG change, and in turn, the PD voltage swing (Figure 7b). Here, an IGZO potential that is 0.5 V lower compared to the V_{PG} is assumed for the FWC estimation, due to the work function difference between the TiN electrode and the IGZO [11,19].




Figure 5. (a) Pixel output vs. integration time for different pixel pitches. (b) FWC comparison between estimation and measurement.




Figure 6. FWC comparison by different pixel fill factors. Pixel schematics for different shapes (a), and FWC by different pixel shapes and pitches (b).

3.4. Dark Current

One of the benefits of the PPD scheme is the surface passivation and the separation of the depletion regions from the interface, while the photogate pixel does not guarantee these configurations [16]. Here, since the channel is made with the IGZO, which has a wider bandgap than Si (3.5 vs. 1.12 eV), the leakage current from the depleted interface is expected to be smaller than in the Si case (Figure 2f). To confirm this, temperature-dependent dark current measurements are carried out (Figure 8b) for the passive pixel and PD test structure. The measured dark current showed similar values (Figures 2a and 8). From the Arrhenius plot, activation energies are found close to each other, 0.40 eV for the QDPD test structure (1420 nm peak absorption) and 0.39 eV for the passive pixel, implying that they would share the same dark current source. For the PD test structure, the IGZO acts just as an ETL, and the dark current contribution by the depletion of this layer is not considered major [20]. Extracted activation values are well aligned with the previous report, showing almost half the energy of the full bandgap of QDs tuned for the same wavelength absorption, which

can be interpreted that most of dark charges are generated from the PD or its interfaces, rather than the depleted IGZO/Al₂O₃ interface of PG [21].




Figure 7. Potential diagram describing FWC increase by the larger V_{PG} (a), and FWC vs. V_{PG} (b).




Figure 8. Passive pixel dark current (a) and Arrhenius plots (b) for the QDPD test structure and the passive pixel.

4. Discussion

This beyond -1Me- FWC within a 5 μm pixel pitch shows one of the largest signal storage capabilities, showing a high FWC density of 55 ke-/μm² (Figure 9, Table 2). Though this value is already high enough, it can be even further boosted by having higher-k materials and by the thinning the gate dielectric. Pixels with higher FWC density per unit area can be found from the literature; however, most of them have adopted additional capacitors such as the lateral overflow integration trench capacitor [22], deep trench isolation with hole collection [23].




Figure 9. FWC vs. pixel area. A guideline showing the FWC density per unit area for this work (blue) and a trend line for the most of CISs (red).

Table 2. FWC comparison for different pixels.

| Ref. | FWC (ke-) | Pixel Pitch (μm) | FWC Density ($\text{ke-}/\mu\text{m}^2$) | Remarks |
|-----------|-----------|-------------------------------|--------------------------------------------|-----------------------|
| This work | 1367 | 5 | 55 | TF-PPD |
| [22] | 24,300 | 16 | 95 | LOFIT Trench cap |
| [23] | 750 | 3.2 | 73 | CDTI, hole collection |
| [24] | 103 | 6.5 | 2 | - |
| [25] | 12 | 1 | 12 | - |
| [26] | 20 | 2.8 | 3 | - |
| [27] | 10 | 0.6 | 28 | - |
| [28] | 8 | 2.4 | 1 | - |
| [29] | 120 | 2.8 | 15 | - |
| [30] | 20 | 0.64 | 49 | - |
| [31] | 76 | 5.5 | 3 | - |
| [32] | 13 | 1.5 | 6 | - |
| [33] | 55 | 2.8 | 7 | - |
| [34] | 10 | 2.74 | 1 | - |
| [35] | 88 | 5.6 | 3 | - |
| [36] | 30 | 3.6 | 2 | - |
| [37] | 12 | 2.3 | 2 | - |
| [38] | 40 | 3 | 4 | - |
| [39] | 60 | 2.9 | 7 | - |
| [40] | 1800 | 2.1 | 408 | DRAM cap |

Table 2. Cont.

| Ref. | FWC (ke-) | Pixel Pitch (μm) | FWC Density (ke-/ μm^2) | Remarks |
|------|-----------|-------------------------------|-------------------------------------|-------------------|
| [41] | 600 | 2.1 | 136 | MIM cap |
| [42] | 166 | 3 | 18 | Dual PD |
| [5] | 470 | 5 | 19 | TFPD Junction cap |
| [43] | 10 | 2.45 | 2 | - |
| [44] | 489 | 3 | 54 | 3D cap |
| [45] | 8 | 3.75 | 1 | - |
| [46] | 600 | 6 | 17 | TFPD Junction cap |

DRAM capacitor [40], Metal–Insulator–Metal capacitor [41], or 3-dimensional capacitor [42]. Assuming low readout noise as presented in our previous report [11], with the high FWC presented in this work, a high linear dynamic range over 100 dB is estimated, while the 3 T pixel shows 82 dB, presenting a significant increase in the dynamic range by the introduction of the novel pixel architecture [11,21]. Realizing this large dynamic range for the active pixel array is our ongoing research work.

Since the un-covered FD area is sensitive to the light, this provides the parasitic light signal (Figure 1b). However, considering the typical operation of 4 T image sensors, where the time interval between the sampling reset level and the signal level is less than a few μs (with the integration time of $\sim\text{ms}$), this parasitic effect would be limited, except for the extremely high illumination conditions. Despite this, it would still be advantageous to cover the FD by a light shielding structure and focus the light onto the integration node (here, the PG area), e.g., using micro lenses.

5. Conclusions

In this work, a TF-PPD pixel is proposed with the full monolithic scheme from Si ROIC to TFPD, with the insertion of a IGZO TFT module between them. The PPD scheme inherently provides low noise, and by the introduction of the PG, the FWC is boosted up to 1.4 Me- with the 5 μm pixel pitch. This beyond-megaelectron FWC can be well modeled by the MOS capacitor of the PG, demonstrating that generated signal charges at the PD are subsequently collected at the TFT channel, and then transferred along this layer. From these results, it is expected that the presented TF-PPD pixel will serve as a high SNR pixel topology for the TFPD category of image sensors, which can properly complement imaging applications that are not or poorly covered by the Si imagers.

Author Contributions: Conceptualization, J.L. and J.H.K.; writing—original draft preparation, J.H.K.; writing—review and editing, J.H.K., F.B., Y.B., I.S., A.B.S. and T.W.; TFT characterization, F.B., I.P.M. and F.D.R.; sample processing, E.G., Y.H., N.C., G.U., R.P. and Y.L.; device characterization, F.B., J.Y., J.K. and T.W.; project support, I.L., G.K., D.C., J.G., P.E.M., P.H., K.M. and N.P. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: The data used to support the findings of this study are available from the corresponding author upon request.

Acknowledgments: We sincerely appreciate the anonymous reviewers' critical comments and valuable suggestions for improving the manuscript.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Takase, M.; Miyake, Y.; Yamada, T.; Tamaki, T.; Murakami, M.; Inoue, Y. First demonstration of 0.9 μm pixel global shutter operation by novel charge control in organic photoconductive film. In Proceedings of the 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA, 7–9 December 2015; pp. 30.2.1–30.2.4.
2. Malinowski, P.E.; Pejović, V.; Lieberman, I.; Kim, J.J.; Siddik, A.B.; Georgitzikis, E.; Lim, M.J.; Hagelsieb, L.M.; Hermans, Y.; Monroy, I.P.; et al. Image sensors using thin-film absorbers. *Appl. Opt.* **2023**, *62*, F21–F30. [[CrossRef](#)] [[PubMed](#)]
3. Malinowski, P.E.; Pejović, V.; Georgitzikis, E.; Kim, J.H.; Lieberman, I.; Papadopoulos, N.; Lim, M.J.; Hagelsieb, L.M.; Chandrasekaran, N.; Puybaret, R.; et al. Colloidal quantum dot image sensors: A new vision for infrared. In Proceedings of the 2022 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 3–7 December 2022; pp. 19.3.1–19.3.4.
4. Pejović, V.; Georgitzikis, E.; Lee, J.; Lieberman, I.; Cheyns, D.; Heremans, P.; Malinowski, P.E. Infrared colloidal quantum dot image sensors. *IEEE Trans. Electron Devices* **2022**, *69*, 2840–2850. [[CrossRef](#)]
5. Lee, J.; Georgitzikis, E.; Li, Y.; Lin, Z.; Park, J.; Lieberman, I.; Cheyns, D.; Jayapala, M.; Lambrechts, A.; Thijs, S.; et al. Imaging in short-wave infrared with 1.82 μm pixel quantum dot image sensor. In Proceedings of the 2020 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 12–18 December 2020; pp. 16.5.1–16.5.4.
6. Steckel, J.S.; Josse, E.; Pattantyus-Abraham, A.G.; Bidaud, M.; Mortini, B.; Bilgen, H.; Arnaud, O.; Allegret-Maret, S.; Saguin, F.; Mazet, L.; et al. 1.62 μm global shutter quantum dot image sensor optimized for near and shortwave infrared. In Proceedings of the 2021 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 11–16 December 2021; pp. 23.4.1–23.4.4.
7. Sim, K.M.; Yoon, S.; Cho, J.; Jang, M.S.; Chung, D.S. Facile tuning the detection spectrum of organic thin film photodiode via selective exciton activation. *ACS Appl. Mater. Interfaces* **2018**, *10*, 8405–8410. [[CrossRef](#)] [[PubMed](#)]
8. Teranishi, N.; Kohono, A.; Ishihara, Y.; Oda, E.; Arai, K. No image lag photodiode structure in the interline CCD image sensor. In Proceedings of the 1982 International Electron Devices Meeting, San Francisco, CA, USA, 13–15 December 1982; pp. 324–327.
9. Fossum, E.R. Active pixel sensors: Are CCDs dinosaurs? In Proceedings of the IS&T/SPIE's Symposium on Electronic Imaging: Science and Technology, San Jose, CA, USA, 12 July 1993; Volume 1900, pp. 2–14.
10. Fossum, E.R.; Hondongwa, D.B. A review of the pinned photodiode for CCD and CMOS image sensors. *Dartm. Scholarsh.* **2014**, *2423*, 33–43. [[CrossRef](#)]
11. Lee, J.; Georgitzikis, E.; Hermans, Y.; Papadopoulos, N.; Chandrasekaran, N.; Jin, M.; Siddik, A.B.; Roose, F.D.; Uytterhoeven, G.; Kim, J.H.; et al. Thin-film image sensors with a pinned photodiode structure. *Nat. Electron.* **2023**, *6*, 590–598. [[CrossRef](#)]
12. Matsuo, T.; Mori, S.; Ban, A.; Imayama, A. Advantages of IGZO oxide semiconductor. In Proceedings of the SID Symposium Digest of Technical Papers, San Diego, CA, USA, 1–6 June 2014; Volume 45, pp. 83–86.
13. Yu, E.K.; Jun, S.; Kim, D.H.; Kanicki, J. Density of states of amorphous In-Ga-Zn-O from electrical and optical characterization. *J. Appl. Phys.* **2014**, *116*, 154505. [[CrossRef](#)]
14. Seo, M.; Chu, M.; Jung, H.; Kim, S.; Song, J.; Bae, D.; Lee, S.; Lee, J.; Kim, S.; Lee, J.; et al. 2.45 e-RMS low-random-noise, 598.5 mW low-power, and 1.2 kfps high-speed 2-Mp global shutter CMOS image sensor with pixel-level ADC and memory. *IEEE J. Solid-State Circuits* **2022**, *57*, 1125–1137. [[CrossRef](#)]
15. Janbu, Ø.; Johansson, R.; Martinussen, T.; Solhusvik, J. A 1.17-megapixel CMOS image sensor with 1.5 A/D conversions per digital CDS pixel readout and four in-pixel gain steps. *IEEE J. Solid-State Circuits* **2019**, *54*, 2568–2578. [[CrossRef](#)]
16. Kalyanam, P.; Chapman, G.H.; Parameswaran, A.M. Simulating enhanced photo carrier collection in the multifinger photogate active pixel sensors. In Proceedings of the Sensors, Cameras, and Systems for Industrial, Scientific, and Consumer Applications XII, San Francisco, CA, USA, 25–27 January 2011.
17. Tanner, C.M.; Perng, Y.; Frewin, C.; Sadow, S.E.; Chang, J.P. Electrical performance of gate dielectric films deposited by atomic layer deposition on 4H-SiC. *Appl. Phys. Lett.* **2007**, *91*, 203510. [[CrossRef](#)]
18. Wilk, G.D.; Wallace, R.M.; Anthony, J.M. High- κ gate dielectrics: Current status and materials properties considerations. *J. Appl. Phys.* **2001**, *89*, 5243–5275. [[CrossRef](#)]
19. Vitale, S.A.; Kedzierski, J.; Healey, P.; Wyatt, P.W.; Keast, C.L. Work-function-tuned TiN metal gate FDSOI transistors for subthreshold operation. *IEEE Trans. Electron Devices* **2011**, *58*, 419–426. [[CrossRef](#)]
20. Siddik, A.B.; Georgitzikis, E.; Hermans, Y.; Kang, J.; Kim, J.H.; Pejović, V.; Lieberman, I.; Malinowski, P.E.; Kadoshchuk, A.; Genoe, J.; et al. Interface-engineered organic near-infrared photodetector for imaging applications. *ACS Appl. Mater. Interfaces* **2023**, *15*, 30534–30542. [[CrossRef](#)] [[PubMed](#)]
21. Kim, J.H.; Pejović, V.; Georgitzikis, E.; Li, Y.; Kim, J.; Malinowski, P.E.; Lieberman, I.; Cheyns, D.; Heremans, P.; Lee, J. Detailed characterization of short-wave infrared colloidal quantum dot image sensors. *IEEE Trans. Electron Devices* **2022**, *69*, 2900–2906. [[CrossRef](#)]
22. Murata, M.; Kuroda, R.; Fujihara, Y.; Aoyagi, Y.; Shibata, H.; Shibaguchi, T.; Kamata, Y.; Miura, N.; Kuriyama, N. A 24.3Me–full well capacity CMOS image sensor with lateral overflow integration trench capacitor for high precision near infrared absorption imaging. In Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 1–5 December 2018; pp. 10.3.1–10.3.4.
23. Lalanne, F.; Malinge, P.; Hérault, D.; Jamin-Mornet, C.; Virollet, N. A 750 K Photocharge linear full well in a 3.2 μm HDR pixel with complementary carrier collection. *Sensors* **2018**, *18*, 305. [[CrossRef](#)] [[PubMed](#)]
24. Kim, W.; Park, C.; Lee, H.; Lee, I.; Lee, B. A high full well capacity CMOS image sensor for space applications. *Sensors* **2019**, *19*, 1505. [[CrossRef](#)] [[PubMed](#)]

25. Zaitso, K.; Matsumoto, A.; Nishida, M.; Tanaka, Y.; Yamashita, H.; Satake, Y.; Watanabe, T.; Araki, K.; Nei, N.; Nakazawa, K.; et al. A 2-layer transistor pixel stacked CMOS image sensor with oxide-based full trench isolation for large full well capacity and high quantum efficiency. In Proceedings of the 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Honolulu, HI, USA, 12–17 June 2022; pp. 286–287.
26. Kwon, Y.; Seo, S.; Cho, S.; Choi, S.; Hwang, T.; Kim, Y.; Jin, Y.; Oh, Y.; Keel, M.; Kim, D.; et al. A 2.8 μm pixel for time of flight CMOS image sensor with 20 ke- full-well capacity in a tap and 36% quantum efficiency at 940 nm wavelength. In Proceedings of the 2020 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 12–18 December 2020; pp. 33.2.1–33.2.4.
27. Yun, J.; Lee, S.; Cha, S.; Kim, J.; Lee, J.; Kim, H.; Lee, E.; Kim, S.; Hong, S.; Kim, H.; et al. A 0.6 μm small pixel for high resolution CMOS image sensor with full well capacity of 10,000e- by dual vertical transfer gate technology. In Proceedings of the 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Honolulu, HI, USA, 12–17 June 2022; pp. 351–352.
28. Brunetti, A.M.; Musolino, M.; Choubey, B. Staggered pixel layout to reduce area and increase full well capacity in CMOS image sensors. *IEEE Trans. Electron Devices* **2021**, *68*, 572–577. [[CrossRef](#)]
29. Takayanagi, I.; Miyauchi, K.; Okura, S.; Mori, K.; Nakamura, J.; Sugawa, S. A 120-ke- full-well capacity 160- $\mu\text{V}/\text{e}^-$ conversion gain 2.8- μm backside-illuminated pixel with a lateral overflow integration capacitor. *Sensors* **2019**, *19*, 5572. [[CrossRef](#)] [[PubMed](#)]
30. Kim, H.; Kim, Y.H.; Moon, S.; Kim, H.; Yoo, B.; Park, J.; Kim, S.; Koo, J.; Seo, S.; Shin, H.J.; et al. A 0.64 μm 4-photodiode 1.28 μm 50Mpixel CMOS image sensor with 0.98e- temporal noise and 20Ke- full-well capacity employing quarter-ring source-follower. In Proceedings of the 2023 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 19–23 February 2023; pp. 1–3.
31. Wakashima, S.; Kusuhara, F.; Kuroda, R.; Sugawa, S. A linear response single exposure CMOS image sensor with 0.5e- readout noise and 76ke- full well capacity. In Proceedings of the 2015 Symposium on VLSI Circuits (VLSI Circuits), Kyoto, Japan, 17–19 June 2015; pp. C88–C89.
32. Venezia, V.C.; Hsiung, A.C.; Ai, K.; Zhao, X.; Lin, Z.; Mao, D.; Yazdani, A.; Webster, E.A.G.; Grant, L.A. 1.5 μm dual conversion gain, backside illuminated image sensor using stacked pixel level connections with 13ke-full-well capacitance and 0.8e-noise. In Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 1–5 December 2018; pp. 10.1.1–10.1.4.
33. Sakai, S.; Tashiro, Y.; Kuroda, R.; Sugawa, S. A 2.8 μm pixel-pitch 55 ke- full-well capacity global-shutter complementary metal oxide semiconductor image sensor using lateral overflow integration capacitor. *Jpn. J. Appl. Phys.* **2013**, *52*, 04CE01. [[CrossRef](#)]
34. Kumagai, Y.; Yoshita, R.; Osawa, N.; Ikeda, H.; Yamashita, K.; Abe, T.; Kudo, S.; Yamane, J.; Idekoba, T.; Noudo, S.; et al. Back-illuminated 2.74 μm -pixel-pitch global shutter CMOS image sensor with charge-domain memory achieving 10k e- saturation signal. In Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 1–5 December 2018; pp. 10.6.1–10.6.4.
35. Sawai, Y.; Isozaki, T.; Yasuda, N.; Miyauchi, K.; Fu, K.; Mori, K. A 5.6 μm stacked voltage domain global shutter pixel with 88ke-linear full well capacity and 85dB single exposure high dynamic range. In Proceedings of the 2021 International Image Sensor Workshop (IISW), Online, 20–23 September 2021. R51.
36. Choi, S.; Lim, S.; Lim, M.; Bae, H.J.; Choo, K.J.; Park, J.H.; Lee, K.S.; Kim, S.S.; Moon, S.; Son, K.; et al. Back-side illuminated 28M-pixel APS-C sensor with high performance. In Proceedings of the 2015 International Image Sensor Workshop (IISW), Vaals, The Netherlands, 8–11 June 2015. 1-02.
37. Lee, J.; Kim, S.S.; Baek, I.; Shim, H.; Kim, T.; Kim, T.; Kyoung, J.; Im, D.; Choi, J.; Cho, K.Y.; et al. A 2.1e- temporal noise and -105dB parasitic light sensitivity backside-illuminated 2.3 μm -pixel voltage-domain global shutter CMOS image sensor using high-capacity DRAM capacitor technology. In Proceedings of the 2020 IEEE International Solid-State Circuits Conference—(ISSCC), San Francisco, CA, USA, 16–20 February 2020; pp. 102–104.
38. Takayanagi, I.; Yoshimura, N.; Mori, K.; Matsuo, S.; Tanaka, S.; Abe, H.; Yasuda, N.; Ishikawa, K.; Okura, S.; Ohsawa, S.; et al. An over 90 dB intra-scene single-exposure dynamic range CMOS image sensor using a 3.0 μm triple-gain pixel fabricated in a standard BSI process. *Sensors* **2018**, *18*, 203. [[CrossRef](#)] [[PubMed](#)]
39. Uchida, T.; Yamashita, K.; Masagaki, A.; Kawamura, T.; Tokumitsu, C.; Iwabuchi, S.; Onizawa, T.; Ohura, M.; Ansai, H.; Izukashi, K.; et al. A 2.9 μm pixel CMOS image sensor for security cameras with high FWC and 97 dB single-exposure dynamic range. In Proceedings of the 2021 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 11–15 December 2021; pp. 30.3.1–30.3.4.
40. Oh, Y.; Lim, J.; Park, S.; Yoo, D.; Lim, M.; Park, J.; Kim, S.; Jung, M.; Kim, S.; Lee, J.; et al. A 140 dB single-exposure dynamic-range CMOS image sensor with in-Pixel DRAM capacitor. In Proceedings of the 2022 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 3–7 December 2022; pp. 37.7.1–37.7.4.
41. Innocent, M.; Velichko, S.; Lloyd, D.; Beck, J.; Hernandez, A.; Vanhoff, B.; Silsby, C.; Oberoi, A.; Singh, G.; Gurindagunta, S.; et al. Automotive 8.3 MP CMOS image sensor with 150 dB dynamic range and light flicker mitigation. In Proceedings of the 2021 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 11–15 December 2021; pp. 30.2.1–30.2.4.
42. Sakano, Y.; Toyoshima, T.; Nakamura, R.; Asatsuma, T.; Hattori, Y.; Yamanaka, T.; Yoshikawa, R.; Kawazu, N.; Matsuura, T.; Iinuma, T.; et al. A 132dB single-exposure-dynamic-range CMOS image sensor with high temperature tolerance. In Proceedings of the 2020 IEEE International Solid-State Circuits Conference—(ISSCC), San Francisco, CA, USA, 16–20 February 2020; pp. 106–108.

43. Funatsu, R.; Huang, S.; Yamashita, T.; Stevulak, K.; Rysinski, J.; Estrada, D.; Yan, S.; Soeno, T.; Nakamura, T.; Hayashida, T.; et al. 133Mpixel 60fps CMOS image sensor with 32-column shared high-speed column-parallel SAR ADCs. In Proceedings of the 2015 IEEE International Solid-State Circuits Conference—(ISSCC) Digest of Technical Papers, San Francisco, CA, USA, 22–26 February 2015; pp. 1–3.
44. Takase, M.; Isono, S.; Tomekawa, Y.; Koyanagi, T.; Tokuhara, T.; Harada, M.; Inoue, Y. An over 120 dB wide-dynamic-range 3.0 μm pixel image sensor with in-pixel capacitor of 41.7 fF/ μm^2 and high reliability enabled by BEOL 3D capacitor process. In Proceedings of the 2018 IEEE Symposium on VLSI Technology, Honolulu, HI, USA, 18–22 June 2018; pp. 71–72.
45. Stark, L.; Raynor, J.M.; Lalanne, F.; Henderson, R.K. Back-illuminated voltage-domain global shutter CMOS image sensor with 3.75 μm pixels and dual in-pixel storage nodes. In Proceedings of the 2016 IEEE Symposium on VLSI Technology, Honolulu, HI, USA, 14–16 June 2016; pp. 1–2.
46. Nishimura, K.; Sato, Y.; Hirase, J.; Sakaida, R.; Yanagida, M.; Tamaki, T.; Takase, M.; Kanehara, H.; Murakami, M.; Inoue, Y. An over 120dB simultaneous-capture wide-dynamic-range 1.6e⁻ ultra-low-reset-noise organic-photoconductive-film CMOS image sensor. In Proceedings of the 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 31 January–4 February 2016; pp. 110–111.

Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.