

Route Toward Commercially Manufacturable Vertical GaN Devices

Karen Geens^(b), M. Borga^(b), M. A. Khan^(b), W. Gonçalez Filho, A. Vohra^(b), S. Banerjee^(b), K. J. Lee, U. Chatterjee, D. Cingu^(b), B. Bakeroot^(b), and S. Decoutere^(b)

Abstract—To make vertical GaN-based trench gate MOSFET devices commercially manufacturable, 200 mm engineered substrates with a poly-AIN core are a good substrate choice. The poly-AIN core, matched in thermal expansion to GaN, allows to grow high-quality thick GaN layers. Up to 11 μ m-thick GaN stacks were grown crack-free, with excellent control over the wafer warp. Breakdown values of 900 V were reached for the vertical p/n-junction. Full device processing was completed in a CMOS-compatible pilot line without any wafer breakage, demonstrating the mechanical strength of these substrates. On module level, a new gate trench profile combining a smooth sidewall and round corners, is presented. While a smooth sidewall is important for the on-state performance of the devices, the rounded corners are beneficial for the OFF-state operation. A semi-vertical test vehicle was used to demonstrate the ONstate of the fabricated power transistors. For devices with an effective gate width ($W_{G,eff}$) of 180 mm and an active area of 1.4 mm², an on-state resistance could be achieved of 8 m Ω · cm². By scaling the source contact length down, the device footprint could be decreased further. It is shown that for devices with a $W_{\rm G,eff}$ of 60 mm this value could be further improved with best performing devices showing a **6.2** m Ω · cm² on-state resistance.

Index Terms—GaN, manufacturability, power, trench gate MOSFET, vertical devices.

I. INTRODUCTION

I N POWER electronics, GaN technology is being applied in a wide range of applications due to its faster switching speeds and excellent voltage-blocking capability in comparison to Si-based conventional technology. For applications, targeting operating voltages up to 650 V, lateral p-GaN high-electron-mobility transistor (HEMT) devices are mature [1], [2], and products are available on the market [3], [4].

Manuscript received 7 September 2023; revised 15 November 2023; accepted 29 November 2023. Date of publication 29 December 2023; date of current version 1 March 2024. This work was supported by the ECSEL Joint Undertaking (JU) through European Union's Horizon 2020 Research and Innovation Program and Austria, Belgium, Germany, Italy, Slovakia, Spain, Sweden, Norway, Switzerland, under Grant 826392. The review of this article was arranged by Editor M. Meneghini. *(Corresponding author: Karen Geens.)*

Karen Geens, M. Borga, M. A. Khan, A. Vohra, S. Banerjee, K. J. Lee, U. Chatterjee, D. Cingu, and S. Decoutere are with IMEC, 3001 Leuven, Belgium (e-mail: Karen.Geens@imec.be).

W. Gonçalez Filho and B. Bakeroot are with IMEC, 3001 Leuven, Belgium, and also with CMST, Ghent University, 9052 Ghent, Belgium.

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TED.2023.3340661.

Digital Object Identifier 10.1109/TED.2023.3340661

Yet lateral HEMTs have a fundamental limit regarding the trade-off between the breakdown voltage and the device footprint due to the increased gate-to-drain distance needed to achieve high voltage robustness. Moreover, with increasing breakdown voltage, it gets more difficult to spread the OFFstate potential difference between the gate and drain. Hence, higher electric field peaks are present in the top part of the device, between the gate and drain, which affect mainly the long-term reliability of the devices. Since the main current flow is close to the surface, electron trapping at surface states and trap creation by hot electrons due to the presence of high electric fields become a serious concern. Therefore, vertical GaN devices have gained a lot of interest in research for application voltages beyond 650 V. With the main voltage drop being spread vertically over the epitaxial stack, the device footprint is independent of the target voltage and excellent ONstate resistance values can be achieved in combination with high voltage blocking capability, as shown in [5], [6], [7], [8], [9], and [10]. Today, most of the available research for the fabrication of vertical GaN devices is on GaN substrates with limited substrate size and high cost, and devices are mostly fabricated in lab environments. He et al. [9] presented fabricated devices on 100 mm GaN substrates, which extends the GaN wafer diameter further compared to the typically used 50 mm substrates. With this work, we propose a route toward commercially manufacturable vertical GaN devices using large diameter 200 mm engineered substrates, which are scalable to 300 mm, as well as a CMOS compatible pilot line. This work is a continuation of what was reported in [11], [12], [13], and [14]. As a substrate choice, for vertical or quasi-vertical transistors, in literature Si substrates are being explored as a cheap alternative to GaN substrates, allowing large substrate diameters [15], [16], [17], [18], [19]. Large Si substrate size in combination with a thick epitaxial stack is however expected to make the wafers fragile and increases the challenges to fabricate the devices without wafer breakage, due to the thermal and the lattice mismatch between GaN and Si. Therefore, in this work, we select engineered substrates, namely Oromis Substrate Technology (OST¹) wafers, which consists of a polycrystalline ceramic core (poly-AlN), covered by several encapsulation layers on top of which is a SiO₂ bonding layer and a single crystalline Si layer which serves

¹Registered trademark.

^{© 2023} The Authors. This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License. For more information, see https://creativecommons.org/licenses/by-nc-nd/4.0/



Fig. 1. (a) Schematic representation of epitaxial stack on engineered poly-AIN substrate and (b) picture of fully processed 200 mm device wafer.

TABLE IXRD FWHM of GAN <102> AND GAN <002> PEAKS

Drift layer thickness	Total stack thickness	GaN<102> FWHM	GaN<002> FWHM
(µm)		(arcsec)	
5	8.5	331	165
7.5	11	314	155

as the top layer for the MOCVD growth [20]. The higher mechanical strength of poly-AlN core, matched in thermal expansion to GaN, allows to grow very thick GaN layers on 200 mm substrates [21], [22], [23], [24] without making the wafers fragile, opening a path toward manufacturable vertical GaN devices. These substrates have SEMI standard specifications.

This article consists of three sections. First, we describe the GaN epitaxy on 200 mm QST¹ substrates. Next, the CMOS compatible device fabrication with focus on manufacturability will be discussed, and finally, the results on device footprint scaling are reported.

II. GAN EPITAXY ON LARGE DIAMETER SUBSTRATES

By choosing a large diameter substrate, the amount of power transistors that can be processed on a wafer increases and the cost per fabricated device decreases. On the selected QST¹ engineered substrate (Fig. 1), thanks to higher mechanical strength of the poly-AlN core, thick crack-free GaN layers could be grown, reaching a total thickness up to 11 μ m. The GaN layers were grown by means of MOCVD using an AIX G5+ C Planetary Reactor¹ from AIXTRON. The stack consists of a 200 nm AlN nucleation layer, a strain-compensating layer, a 1 μ m unintentionally doped (uid)-doped GaN layer for defect reduction, a 1.5 μ m n⁺-GaN bottom contact, a 5–7.5 μ m-thick n⁻-GaN drift layer, an 800 nm Mg-doped p-GaN inversion channel layer, and a 250 nm n⁺-GaN top contact layer, as depicted in Fig. 1.

Owing to the aforementioned strong mechanical strength of the poly-AlN core, for GaN layers with a thickness up to 11 μ m, no wafer breakage was observed either during MOCVD growth and wafer screening or during device fabrication in the 200 mm pilot line. On top of that, good



Fig. 2. Wafer warp of 200 mm engineered substrates with poly-AIN core after GaN epitaxy.



Fig. 3. SIMS analysis of Si, C, and O concentration in drift layer part of GaN epitaxial stack on engineered QST¹ substrates.

control of the wafer shape was obtained, keeping the wafer warp consistently below 70 μ m after GaN epitaxy for all wafers as depicted in Fig. 2. Good crystal quality of the grown GaN layers was also obtained, as illustrated by the X-ray diffraction full-width half maximum (XRD FWHM) values in Table I, where for the GaN<102> peak values as low as 331 and 314 arcsec were extracted for an 8.5 and 11 μ mthick stack, respectively. For the GaN<002>, peak values as low as 165 and 155 arcsec were extracted, respectively. The crystal quality of these types of stacks can be improved further by using an epitaxial lateral overgrowth (ELOG) in the lower part of the stack. For further details on the ELOG technique, the reader is referred to [25]. Our work related to the ELOG technique is extensively reported in [26]. XRD values as low as 273 and 211 arcsec for the GaN <102> and GaN <002>were obtained, respectively, for layers with a 5 μ m thick drift layer [26]. Due to the improvement in the GaN<102> FWHM value, we observed a significant decrease in the amount of edge dislocations present in the GaN stacks [26].

To obtain good voltage-blocking capability in reverse bias, a low Si concentration of 1.6×10^{16} cm⁻³ was



Fig. 4. Reverse J-V characteristic of p/n^- -diode, comparing epitaxial stacks with 5 and 7.5 μ m-thick GaN drift layers.

targeted in the drift layer. As a MOCVD reactor is used, during the drift layer growth, it is important to achieve good suppression of the background C-doping. From SIMS analysis (Fig. 3), a background C concentration of \sim 5.2 \times 10¹⁵/cm³ is demonstrated, which results in an active net donor concentration (N_D) of about ${\sim}1~{\times}~10^{16}~{\rm cm}^3$ in the drift layer. Electrical validation of the grown stacks was performed by testing the vertical p/n-junction. To fabricate these diodes on wafer, the same termination method is used as in transistor processing, using a shallow mesa and N-implant outside the active area of the p-contact. In the isolated area, contact with the buried n⁺-GaN is formed from the frontside of the wafer. Breakdown voltages of ~750-900 V were measured in reverse bias for a 5 and 7.5 μ m-thick drift layer, respectively (Fig. 4). These hard breakdown values are higher compared to our previously reported work with 5 μ m drift layer thickness, mainly due to an optimization of the GaN epitaxial stack as well as the metal contact scheme used in the diode, as discussed in [12]. The achieved hard breakdown values represent almost 70% of the theoretical breakdown of an ideal p/n-junction with a thickness of 7.5 μ m and net donor concentration of $\sim 1 \times 10^{16}$ at/cm³ in the drift layer considering a critical electric field of 2.5 MV/cm. For future work, by using the ELOG technique and thicker drift layers in the GaN epitaxial stack, as well as module development for optimal edge termination of the diode structures, further improvement in the breakdown voltage is expected.

III. CMOS COMPATIBLE PROCESSING ON 200 MM SUBSTRATES

To make vertical devices commercially manufacturable, we have set up a process flow using CMOS-compatible materials in a 200 mm pilot line. This allows us to transfer the technology to production lines after the development phase has been completed. As GaN regrowth or chemical mechanical polishing (CMP) are complex and expensive processing steps, they were not considered as an option for the fabrication of this generation of devices. Yet, it is known



Fig. 5. Schematic representation of semi-vertical trench gate MOSFET device.

that these solutions can enable significant device performance improvement (e.g., vertical trench-gate devices with a regrown uid-GaN accumulation channel to achieve higher channel mobility [6], [10]). In this work, we fabricated trench gate MOSFET devices, with an electron inversion channel formed on p-GaN at a MOS interface.

A. Process Flow Description

Semi-vertical trench gate MOSFET devices were fabricated as test vehicles to study the device performance in ON-state. The electrons flow from the source n^+ layer into the inversion channel at the p-GaN/dielectric interface, and then through the n^- drift layer before being collected via a buried n^+ -GaN layer with a deep drain contact at the frontside of the wafer. The n^+ -GaN and p-GaN top layers are isolated from the drain by a shallow mesa etch combined with an N implant. The gate trench was processed using a 2.5 nm AlON and 100 nm SiO₂ bilayer dielectric, with a TiN/Ti/Al gate metal stack on top. The contacts to the source n^+ -GaN, p-body, and drain n^+ -GaN are made using a Ti/Al containing metal stack. A stack of Al₂O₃, SiO₂, and Si₃N₄ layers is used as surface passivation. A schematic representation is given in Fig. 5.

B. Gate Trench Module Development

When considering the optimization of the ON-state performance of vertical trench gate MOSFET devices, there are two main contributors to the ON-state resistance value, being the gate channel and the drift layer. A careful design of the Mg concentration in the p-GaN layer as well as good activation are required to avoid full depletion of the p-GaN layer during OFF-state operation. Moreover, these parameters have significant impact on the channel mobility and threshold voltage (Vt) stability, as reported in [14] and [27]. In [14], a method has been presented to analyze the measured drain current to gate-to-source voltage $(I_D V_{GS})$ curves by fitting a theoretical MOS equation that includes the contribution of the series resistance (which is not negligible in these devices). The Vt, carriers' mobility, and series resistance were extracted with this methodology. It has also been observed that the interface dielectric choice and Mg activation anneal play an important role in the achieved channel mobility. In this work, the activation of the p-GaN layer is done with the gate and p-body area exposed, using a 20 min anneal in N2 at 825 °C and a 1×10^{19} Mg/cm³ chemical doping concentration. For these devices, a channel mobility of $\sim 30 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ has been extracted. A typical $J_D V_{GS}$ curve, with the fit



Fig. 6. Typical $J_D V_{GS}$ curve, with the fit curve from the theoretical MOS equation [14] to extract the V_t , the carriers' mobility, and the series resistance of the trench gate MOSFET devices.



Fig. 7. (a) X-sectional TEM image of gate trench module as processed in demonstrator devices and (b) X-sectional SEM image of improved gate module with rounded corners.

curve from the theoretical MOS equation and the extracted parameters, including the channel mobility is depicted in Fig. 6. For GaN based trench gate MOSFET devices using an inversion channel, the value obtained for channel mobility is competitive with values reported in literature ranging from 10 to $40 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ [15], [18], [28].

In the fabricated devices, an optimized dry etch and wet cleaning sequence in the gate trench was applied to obtain a smooth gate sidewall, as described in [29]. A typical image of the gate module, as processed in the demonstrator devices from which results are reported in this work, is depicted in Fig. 7(a). As it is observed that the current generation of devices shows premature breakdown in OFF-state compared to the superior p/n-diode blocking capability, a major gate module development has been performed to: 1) guarantee a smooth gate trench sidewall and 2) obtain a rounded gate trench corner, as depicted in Fig. 7(b). This was obtained by optimization of gas flows, pressure, and transformer-coupled plasma (TCP) bias power during the dry etch of the GaN. This solution is expected to lower the electric field peak in the gate trench corner and to increase the OFF-state device breakdown. In future work, the OFF-state performance of these devices will be reported.

In our devices, we make use of bi-layer gate dielectrics [30]. In the gate module, it has been observed that using a bi-layer dielectric, consisting of a thin 2.5 nm AlON and a bulk SiO_2 layer, gives the best performance. In the fabricated devices, a thickness of 100 nm has been selected for the



Fig. 8. (a) Transfer characteristic and (b) output characteristic of power transistor devices with $W_{G,eff} = 180$ mm.



Fig. 9. Gate-to-source forward leakage current of power transistors with $W_{G,eff} = 180$ mm.

SiO₂ bulk dielectric. From double sweep, $I_D V_{GS}$ measurements with a fixed gate overdrive, and positive bias temperature instability (PBTI) measurements, AlON has been compared to Al₂O₃ and demonstrated to result in better V_t stability in devices, as reported in [31]. The SiO₂ bulk dielectric ensures good device performance in terms of time-dependent dielectric breakdown (TTDB), as also reported in [31].

Using the gate architecture depicted in Fig. 7(a) and the process flow depicted in Fig. 5, as well as epitaxial stacks with a 7.5 μ m-thick drift layer, power transistor devices with an effective gate width $(W_{G,eff})$ of 180 mm were fabricated, using a semi-vertical test vehicle, to extract the performance of large area transistor in ON-state. The fabricated transistors have an active device area of 1.4 mm². From the transfer characteristics, a V_t of 2.9 V was extracted in a classical manner. The linear region in the I_D-V_{GS} is extrapolated toward the V_{GS} axis. The linear interpolation's slope is taken at the maximum transconductance. The intercept with the $V_{\rm GS}$ axis gives $V_T + V_{\rm DS}/2$. Note that a relatively steep subthreshold slope of 140 mV/decade is obtained. From the output characteristic, a drive current of ~ 6 A and a low ON-resistance of 8 m $\Omega \cdot cm^2$ were observed (Fig. 8). The gateto-source forward leakage shows good yield in these large area power transistors and stays low for the measured range of V_{GS} from -2 to 20 V, as depicted in Fig. 9.

C. Scaling Device Footprint

In vertical devices, we aim to make the device footprint as small as possible, to ensure a low specific R_{on} . Moreover, the more devices that can be processed in a wafer, the



Fig. 10. (a) Comparison of output characteristics of power transistors with the source length equal to 3.5 and 2 μ m and $W_{G,eff} = 60$ mm and (b) measured values on the same wafer for the contact resistance, transfer length, and sheet resistance of the source n⁺-GaN layer.

cheaper the transistor fabrication will be. We have chosen a design with 4 μ m-thick Al metal running over the gate, which allows minimizing the gate-to-source distance. The choice of a thick Al metal ensures low resistance of the source fingers used in the devices. To scale down the device footprint further all used contact lengths, distances in between contacts and metal to contact overlaps should be minimized. In this section we present the impact of a downscaling of the source contact length (L_S) . In the presented device in Fig. 8(a) L_S of 3.5 μ m has been used. In Fig. 10(a), the performance of power transistors with $W_{G,eff}$ of 60 mm and source lengths of 3.5 μ m and 2 μ m are compared. From the output characteristic, it is visible that the same current is reached when the same V_{GS} overdrive is applied, and as the active device area decreased, a significant reduction of the on-state resistance from 11.5 to 6.2 m $\Omega \cdot cm^2$ is achieved. The ON-state resistance value has been normalized by the active area of the devices including the gate and source area. To study if it is possible to further downscale L_S to 1.5 or 1 μ m, transfer length measurements (TLM) were done. The top n^+ layer of the wafer under test has a sheet resistance of 600 Ω/sq , a contact resistance, and a transfer length as low as 0.25 Ω ·mm and 0.41 μ m, respectively, as depicted in Fig. 10(b). To reach these values, a Ti/Al/TiN containing Ohmic contact and low temperature anneal were used [32]. Considering the obtained transfer length in the ohmic contact, smaller contacts of 1–1.5 μ m will be explored in future work. As the fabricated devices today have a semi-vertical device architecture with the drain fabricated at the frontside, an important module development in our future work is also to add the drain contact on the backside. A possible implementation of such a backside contact is shown in [33].

IV. CONCLUSION

In our work, we proposed a route toward the fabrication of manufacturable vertical devices. For that, we have selected large diameter 200 mm engineered substrates. First, it was demonstrated that 11 μ m-thick GaN stacks could be grown by MOCVD, with high quality, good control of wafer warp, and exhibiting excellent mechanical strength of the substrates itself, allowing trench gate MOSFET devices to be processed in a CMOS compatible process line. A 900 V breakdown has been achieved for the vertical p/n-junction. In future work, we plan to increase the drift layer thickness further and make use of stacks with the implementation of ELOG in the buffer, to improve the crystal quality of the layers further. Second, we have shown a gate trench module with smooth sidewalls as well as rounded corners at the bottom of the trench. This module will be applied in future generations of trench gate MOSFET devices. Finally, in this work, we have used a semi-vertical test vehicle to demonstrate the ON-state performance for power transistor devices, reporting values as low as $6.2 \text{ m}\Omega \cdot \text{cm}^2$. We do not consider this as a final product and module development is planned to access the buried n⁺-GaN layer from the backside of the engineered substrates.

ACKNOWLEDGMENT

The authors would like to thank H. Hahn and M. Heuken, from AIXTRON SE for the collaboration on epitaxial growth on the engineered QST¹ substrates. They also like to thank W. Knaepen, P. Arnou, Q. Tricas, and S. Kizir from ASM for the depositions of AlON as interface gate dielectric.

REFERENCES

- [1] N. E. Posthuma, S. You, S. Stoffels, H. Liang, M. Zhao, and S. Decoutere, "Gate architecture design for enhancement mode p-GaN gate HEMTs for 200 and 650 V applications," in *Proc. IEEE 30th Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, May 2018, pp. 188–191, doi: 10.1109/ISPSD.2018.8393634.
- [2] N. E. Posthuma et al., "An industry-ready 200 mm p-GaN E-mode GaN-on-Si power technology," in *Proc. IEEE 30th Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, May 2018, pp. 284–287, doi: 10.1109/ISPSD.2018.8393658.
- [3] H. Amano et al., "The 2018 GaN power electronics roadmap," J. Phys. D, Appl. Phys., vol. 51, no. 16, Apr. 2018, Art. no. 163001, doi: 10.1088/1361-6463/aaaf9d.
- [4] (Aug. 2023). Power GaN 2022 Product Brochure Yole Developpement— Power GaN 2022—Product Brochure. [Online]. Available: https://s3.i-micronews.com/uploads/2022/06/Power-GaN-2022-Product-Brochure-.pdf
- [5] Y. Zhang et al., "1200 V GaN vertical fin power field-effect transistors," in *IEDM Tech. Dig.*, Dec. 2017, pp. 9.2.1–9.2.4, doi: 10.1109/IEDM.2017.8268357.
- [6] D. Shibata et al., "1.7 kV/1.0 mΩcm² normally-off vertical GaN transistor on GaN substrate with regrown p-GaN/AlGaN/GaN semipolar gate structure," in *IEDM Tech. Dig.*, Dec. 2016, pp. 10.1.1–10.1.4, doi: 10.1109/IEDM.2016.7838385.
- [7] N. M. Shrestha, Y. Y. Wang, Y. Li, and E. Y. Chang, "A novel AlGaN/GaN multiple aperture vertical high electron mobility transistor with silicon oxide current blocking layer," *Vacuum*, vol. 118, pp. 59–63, Aug. 2015, doi: 10.1016/j.vacuum.2014.11.022.
- [8] T. Oka, Y. Ueno, T. Ina, and K. Hasegawa, "Vertical GaN-based trench metal oxide semiconductor field-effect transistors on a free-standing GaN substrate with blocking voltage of 1.6 kV," *Appl. Phys. Exp.*, vol. 7, no. 2, Feb. 2014, Art. no. 021002, doi: 10.7567/APEX.7.021002.
- [9] W. He et al., "1.3 kV vertical GaN-based trench MOSFETs on 4-inch free standing GaN wafer," *Nanosc. Res. Lett.*, vol. 17, no. 1, p. 14, Dec. 2022, doi: 10.1186/s11671-022-03653-z.
- [10] D. Ji et al., "Demonstrating >1.4 kV OG-FET performance with a novel double field-plated geometry and the successful scaling of large-area devices," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2017, doi: 10.1109/IEDM.2017.8268359.
- [11] K. Geens et al., "Demonstration of high-quality GaN epitaxy on 200 mm engineered substrates for vertical power device fabrication," in *Proc. CS ManTech*, May 2021, pp. 24–27.
- [12] W. G. Filho et al., "Development and analysis of thick GaN drift layers on 200 mm CTE-matched substrate for vertical device processing," *Sci. Rep.*, vol. 13, no. 1, Sep. 2023, doi: 10.1038/s41598-023-42747-1.
- [13] S. You et al., "Vertical GaN devices: Process and reliability," *Microelectron. Rel.*, vol. 126, Nov. 2021, Art. no. 114218.

- [14] M. Borga, W. F. Gonçalez, K. Geens, B. Bakeroot, H. Liang, and S. Decoutere, "Design and characterization of p-body layer of vertical GaN devices on engineered substrates," in *Proc. Int. Workshop Nitride Semiconductors (IWN)*, Oct. 2022, p. 39.
- [15] C. Liu, R. A. Khadar, and E. Matioli, "GaN-on-Si quasi-vertical power MOSFETs," *IEEE Electron Device Lett.*, vol. 39, no. 1, pp. 71–74, Jan. 2018, doi: 10.1109/LED.2017.2779445.
- [16] R. A. Khadar, A. Floriduz, C. Liu, R. Soleimanzadeh, and E. Matioli, "Quasi-vertical GaN-on-Si reverse blocking power MOSFETs," *Appl. Phys. Exp.*, vol. 14, no. 4, Apr. 2021, Art. no. 046503, doi: 10.35848/1882-0786/abf054.
- [17] C. Liu, R. A. Khadar, and E. Matioli, "Vertical GaN-on-Si MOSFETs with monolithically integrated freewheeling Schottky barrier diodes," *IEEE Electron Device Lett.*, vol. 39, no. 7, pp. 1034–1037, Jul. 2018, doi: 10.1109/LED.2018.2841959.
- [18] R. A. Khadar, C. Liu, R. Soleimanzadeh, and E. Matioli, "Fully vertical GaN-on-Si power MOSFETs," *IEEE Electron Device Lett.*, vol. 40, no. 3, pp. 443–446, Mar. 2019, doi: 10.1109/LED.2019.2894177.
- [19] K. Mukherjee et al., "Challenges and perspectives for vertical GaNon-Si trench MOS reliability: From leakage current analysis to gate stack optimization," *Materials*, vol. 14, no. 9, p. 2316, Apr. 2021, doi: 10.3390/ma14092316.
- [20] V. Odnoblyudov, S. Farrens, and C. Basceri, U.S. Patent 15 621 335, Feb. 15, 2018.
- [21] T. J. Anderson et al., "Electrothermal evaluation of thick GaN epitaxial layers and AlGaN/GaN high-electron-mobility transistors on large-area engineered substrates," *Appl. Phys. Exp.*, vol. 10, no. 12, Nov. 2017, Art. no. 126501, doi: 10.7567/APEX.10.126501.
- [22] A. Zubair, J. Perozek, J. Niroula, O. Aktas, V. Odnoblyudov, and T. Palacios, "First demonstration of GaN vertical power FinFETs on engineered substrate," in *Proc. Device Res. Conf. (DRC)*, Jun. 2020, pp. 1–2, doi: 10.1109/DRC50226.2020.9135176.
- [23] A. D. Koehler et al., "Vertical GaN SBDs on large engineered substrates," in Proc. Workshop Compound Semiconductor Mater. Devices (WOCSEMMAD), Safety Harbor, FL, USA, 2017, pp. 19–22.

- [24] T. J. Anderson et al., "Lateral GaN JFET devices on 200 mm engineered substrates for power switching applications," in *Proc. IEEE* 6th Workshop Wide Bandgap Power Devices Appl. (WiPDA), Oct. 2018, pp. 14–17, doi: 10.1109/WIPDA.2018.8569101.
- [25] A.-C. Liu, Y.-Y. Lai, H.-C. Chen, A.-P. Chiu, and H.-C. Kuo, "A brief overview of the rapid progress and proposed improvements in gallium nitride epitaxy and process for third-generation semiconductors with wide bandgap," *Micromachines*, vol. 14, no. 4, p. 764, Mar. 2023, doi: 10.3390/mi14040764.
- [26] S. Banerjee et al., "Defect characterization of GaN stacks for vertical device fabrication on 200 mm engineered substrates by TEM, CL and ECCI," in *Proc. 14th Int. Conf. Nitride Semiconductors (ICNS)*, 2023.
- [27] M. Ruzzarin et al., "Exploration of gate trench module for vertical GaN devices," *Microelectron. Rel.*, vol. 114, Nov. 2020, Art. no. 113828, doi: 10.1016/j.microrel.2020.113828.
- [28] C. Gupta et al., "Comparing electrical performance of GaN trenchgate MOSFETs with a-plane and m-plane sidewall channels," *Appl. Phys. Exp.*, vol. 9, no. 12, Dec. 2016, Art. no. 121001, doi: 10.7567/APEX.9.121001.
- [29] P. Diehle et al., "Root cause analysis of gate shorts in semi-vertical GaN MOSFET devices," in *Proc. 13th Int. Conf. Adv. Semiconductor Devices Microsystems (ASDAM)*, Smolenice, Slovakia, Oct. 2020, pp. 10–13.
- [30] K. Mukherjee et al., "Use of bilayer gate insulator in GaN-on-Si vertical trench MOSFETs: Impact on performance and reliability," *Materials*, vol. 13, no. 21, p. 4740, Oct. 2020, doi: 10.3390/ma13214740.
- [31] W. G. Filho et al., "AION gate dielectric and gate trench cleaning for improved reliability of vertical GaN MOSFETs," in *Proc. 12th Int. Conf. Integr. Power Electron. Syst. (CIPS)*, Berlin, Germany, Mar. 2022, pp. 1–5.
- [32] B. de Jaeger, M. van Hove, S. Decoutere, and S. Stoffels, U.S. Patent 9 634 107, 2017.
- [33] Semiconductor Today. (Nov. 2023). Shin-Etsu Chemical Launches QST Substrates for GaN Power Device Growth. [Online]. Available: https://www.semiconductor-today.com/news_items/2023/sep/shinetsu-050923.shtml