

# Extended Methodology to Determine SRAM Write Margin in Resistance-Dominated Technology Node

Hsiao-Hsuan Liu, *Graduate Student Member, IEEE*, Shairfe M. Salahuddin, Dawit Abdi, *Member, IEEE*, Rongmei Chen, *Member, IEEE*, Pieter Weckx, Philippe Matagne, Francky Catthoor, *Fellow, IEEE*

**Abstract**—An extended write-ability methodology of static random-access memory (SRAM) in advanced technology nodes is proposed in this paper. Increased bitline (BL) resistance in sub-10nm node has hindered BL from fully discharge during a write operation. Furthermore, the write ability is degraded by an increased leakage current of half-selected bitcells on BL and BL capacitance operated in high frequency. In a realistic write operation, BL parasitics also cause 30% SRAM yield loss in interconnect resistance-dominated technology nodes. Thus, this proposed method analyzes the time-dependent impacts of BL parasitic resistors, capacitors, and pass-gate transistors on write margin considering the negative bitline (NBL) assist technique.

**Index Terms**—SRAM, write margin, negative bitline, bitline parasitics.

## I. INTRODUCTION

Continued geometric scaling of devices with advanced CMOS technology increases process variation and enhances driver strength of PMOS transistors [1-5]. These are becoming the major sources that degrade the write ability of static random-access memory (SRAM) [1]. To improve the write ability of SRAMs, circuit assist techniques such as negative bitline (NBL) have been introduced [1-4]. However, the write-ability enhancement with NBL is still limited by the rapidly increasing bitline resistance in sub-10nm technology nodes due to metal geometric scaling and surface scattering [4, 5]. The value of write driver voltage with NBL assist circuit can be controlled by a boosting capacitor ( $C_{\text{boost}}$ ) [1]. As shown in Fig. 1, the NBL voltage requirement for a successful data flip is increased with larger  $R_{\text{BL}}$  and  $C_{\text{BL}}$ . Otherwise, an increased data flip time or write failure may incur. Note that a typical range for BL parasitic resistance ( $R_{\text{BL}}$ ) and capacitance ( $C_{\text{BL}}$ ) would be 10 to 100  $\Omega$ /cell and below 50aF/cell, respectively [5]. Therefore,  $R_{\text{BL}}$  of 20 and 40  $\Omega$ /cell, and  $C_{\text{BL}}$  of 25 and 50 aF/cell are taken as references in Fig. 1. The effects of BL parasitic circuits under NBL write process are also determined by the BL ramp-down speed. Thus, it is necessary to predict the time-dependent impact of BL parasitics on write operation by introducing a proper write margin methodology in deeply scaled nodes.

Several approaches have been reported to obtain static write margin of SRAM such as voltage transfer curves (VTC) [6],

sweeping bitline (BL) [7] and wordline (WL) voltages [8, 9], and N-curve [10]. However, the assumption of infinite WL pulse width without considering time dependencies in the above approaches may underestimate write failures [11]. Hence, dynamic write margin analysis [12, 13] is proposed to include dynamic noise source, finite WL pulse width, and transient behaviors. However, the time-dependent effects of BL parasitic components caused by NBL technique have not yet been reported in the exiting write ability metrics using computer-based simulation [6-14]. Although these parasitics can indeed be neglected for less scaled nodes, their impacts on write margin with NBL assist technique are too significant to neglect in advanced resistance-dominated technology nodes. As the BL discharging procedure occurs during WL activation in a typical NBL process [2, 15], the write margin is determined by the impact of BL parasitics and SRAM operating speeds. Therefore, the conventional BL write margin (BLWM) [6, 7, 14] method is extended to capture the time-dependent BL parasitics effects in this paper. We demonstrate that the current flow from the internal nodes of the half-selected bitcells to BL through unintentionally activated pass-gate (PG) transistors, while BL is discharging, makes it difficult to flip the data and result in degraded write margin. In addition, at high-frequency operation, the write margin further deteriorates due to voltage drop on BL caused by parasitic capacitors.




Fig. 1. Data flip time with varying  $C_{\text{boost}}$ ,  $R_{\text{BL}}$ , and  $C_{\text{BL}}$  of HD SRAM designs for a typical NBL write operation. The requirement of NBL voltage (controlled by  $C_{\text{boost}}$ ) for a successful data flip is increased with larger BL parasitics.

## II. PROPOSED WRITE MARGIN METHODOLOGY

Fig. 2 illustrates a schematic view of 6-transistor (6T) SRAM bitcell with 2 pull-up (PU), 2 pass-gate (PG), and 2 pull-down (PD) transistors assuming 2 nm CMOS nanosheet (NS) transistor technology. The SRAM design rules using four-stacked nanosheet transistors are presented in Table I [16]. Table II lists the nanosheet width ( $W_{\text{NS}}$ ) ratio (PU : PG : PD),

H.-H. Liu and F. Catthoor are with IMEC, 3001 Leuven, Belgium, and also with the Department of Electrical Engineering (ESAT), Katholieke Universiteit Leuven (KU Leuven), 3000 Leuven, Belgium. (email: samantha.liu@imec.be)

S. M. Salahuddin, D. Abdi, R. Chen, P. Weckx, and P. Matagne are with IMEC, 3001 Leuven, Belgium.

BL and WL BEOL parasitic values extracted from the layout, and array configuration of high-density (HD) and high-performance (HP) SRAM design. HD SRAM features a  $W_{NS}$  ratio of 111 with 256-bit WL and BL. HP SRAM has a  $W_{NS}$  ratio of 122 with 256-bit WL and 128-bit BL [2-4]. The internal nodes in the SRAM bitcell Q and QB are initialized to store '1' and '0', respectively since the write driver is set to enable the BL path for applying negative voltage. The results would be the same with the opposite setting in symmetric SRAM.




Fig. 2. Schematic view of 6T SRAM.

Table I. SRAM design rules in 2 nm node [16]

Parameters	Value (nm)
Gate Length	15
Metal Pitch	18
Contacted Poly Pitch	42
Nanosheet Width	11
Nanosheet Height	5

Table II. Nanosheet width ( $W_{NS}$ ) ratio, BL and WL parasitics of 2nm NS SRAM layout, and array configuration of HD and HP Designs

Type	$W_{NS}$ Ratio	$R_{BL}/R_{WL}$ ( $\Omega/\text{cell}$ )	$C_{BL}/C_{WL}$ (aF/cell)	Configuration
HD	1:1:1	38/20	30/79	256 bits/WL; 256 bits/BL
HP	1:2:2	18/23	33/86	256 bits/WL; 128 bits/BL

During write operation, the BL voltage ( $V_{BL}$ ) is pulled down to a lower voltage to write '0', and BLB is kept at the supply voltage ( $V_{DD}$ ) of 0.7 V to write '1' while the WL is asserted to turn on the PG transistors. The tri-state inverters are used as a write driver (WD), and the voltage source for ramping BL down is connected to the write driver. The BL discharging starts when WL is activated to capture the NBL characteristics as reported in [2, 15]. To avoid write failure, the ramp-down time ( $t_{BL}$ ) lasts for the entire WL enable period with a certain ramp-down slope ( $S_{BL} = -\text{voltage}/t_{BL}$ ).  $S_{BL}$  of -2 V/ns is assumed in this work to represent an SRAM macro design of 2GHz operating frequency for write operation in a 2nm node technology. Note that 2GHz is applied by taking [2, 15] as reference. The write margin is defined as the maximum write driver voltage ( $V_{WD}$ ) which confirms data flip when node '0' reaches 90% of its full swing, with the bitcell located furthest away from both WL driver and write driver (Fig. 3).

Both process and mismatch variations are carried out by Monte Carlo simulation in Cadence tools. Since the run time could be too time-consuming under complete memory and logic circuits, a dedicated circuit for write margin extraction is designed. The simulation circuit includes timing control, the last stage buffer of row decoder, transmission gate, write driver, WL and BL parasitic circuits, and precharge circuit.

Furthermore, the device characteristics and BEOL parasitic circuits used in this work have been calibrated to ensure simulation accuracy [17]. The simulation of the mean minus 6-sigma ( $\mu - 6\sigma$ ) points is performed at the temperature of 80°C to ensure the worst-case condition for write operation.




Fig. 3. Schematic view of (a) the locations of  $V_{WD}$  and the worst-case bitcell under test, and (b) write margin definition.

### III. RESULTS AND DISCUSSION

Since the highly increased  $R_{BL}$  creates a significant voltage drop for write current, the  $V_{BL}$  cannot be fully discharged to zero voltage. Hence, the effects of BL parasitic resistance ( $R_{BL}$ ) must be considered. To compare the impacts of different BL parasitic elements on write margin, the combinations of resistor (R), PG transistor, and capacitor (C) are categorized into four configurations including "w/ R", "w/ R & PG", "w/ R & C", and "w/ R & PG & C". Fig.4 illustrates the schematic view of BL parasitic circuits consist of BL resistance per bitcell ( $R_{BL \text{ PER CELL}}$ ), PG transistor, BL capacitance per bitcell ( $C_{BL \text{ PER CELL}}$ ). The complete BL parasitic circuits are 128 and 256 segments in total for HP and HD design, respectively. Note that the worst-case source voltage of PG transistors is set as  $V_{DD}$  to have the largest leakage current from the internal node to BL if PG transistors are enabled unintentionally.




Fig. 4. Schematic view of BL parasitic circuits including (a) "w/ R", (b) "w/ R & C", (c) "w/ R & PG", and (d) "w/ R & PG & C". To ensure a worst-case analysis, the source voltage of PG transistors is set as  $V_{DD}$ .

### A. Impact of BL Parasitic Pass-Gate

Applying a negative bias on falling BL can strengthen PG transistors connected to the internal node Q storing high voltage [1-4]. The write ability is further improved due to faster discharging speed. However, a larger  $R_{BL}$  leads to more negative  $V_{WD}$  to achieve successful data flipping. The parasitic PG transistors of half-selected bitcells along the same row of the BL will be turned on unintentionally even their WL is inactivated, once the  $V_{GS}$  becomes larger than their threshold voltage ( $V_T$ ) depicted in Fig. 5. Thus, the current flowing from the internal node of the half-selected bitcells to the BL interferes with the discharging process.




Fig. 5. Band diagrams of parasitic NMOS PG transistors of BL in the initial off states at  $V_{GS} = 0$  V (solid black lines) and after applying an over-boostered negative  $V_{WD}$  (dashed red lines). If  $V_{GS} > V_T$ , the PG transistors will be turned on and cause current flow from drain to source.




Fig. 6. HD design test circuit of PG leakage. (a) Schematic view of BL parasitic circuits considering “w/ R & PG” using 8 groups to represent 256-bit BL. (b) S/D leakage current from PG with ramping down  $V_{WD}$  at  $S_{BL}$  of  $-2$  V/ $t_{BL}$  with  $t_{BL}$  of 1 ns.

An HD design test of PG leakage at fast NMOS and fast PMOS (FF) corner is simulated by dividing 256 segments BL parasitic circuits “w/ R & PG” into 8 groups (Fig. 6 (a)). The source to drain (S/D) leakage currents of PG transistors are increasing with negatively ramping down  $V_{WD}$  shown in Fig. 6 (b). The amount of leakage current is gradually reduced from group 1 to group 8 since the negative voltage input from the BL drops along the BL. Fig. 7 illustrates the influence of PG transistors on write margin with varying  $R_{BL}$  PER CELL and BL parasitics in 2nm NS SRAM at  $t_{BL}$  of 1 ns in both HD and HP designs. Fig. 7(b) shows the write margins of “w/ R & PG” are

13% and 10% worse than “w/ R” for HD and HP designs, respectively, since  $V_{BL}$  no longer keeps discharging linearly with  $V_{WD}$ . Therefore, the PG transistors are suggested to be included in the BL parasitic circuits to prevent underestimating the write failure when  $|V_{WD}| > |V_T|$ .




Fig. 7. Write margin with (a) varying  $R_{BL}$  PER CELL and (b) BL parasitics in 2nm NS SRAM of HD and HP designs considering “w/ R” and “w/ R & PG” BL parasitic circuits at  $S_{BL}$  of  $-2$  V/ $t_{BL}$  with  $t_{BL}$  of 1 ns.

### B. Impact of BL Parasitic Capacitors

The parasitic capacitors which are not fully charged in transient states behave like short circuits. The current flow from write driver to bitcell thus also flows through these capacitors causing a voltage drop on BL in a transient state. Accordingly, BL parasitic capacitance ( $C_{BL}$ ) should also be considered for a high-frequency operation. With increasing  $R_{BL}$  PER CELL and  $C_{BL}$  PER CELL, the internal node needs more negative  $V_{WD}$  to write data successfully at  $t_{BL}$  of 1 ns (Fig. 8 (a)). With the BL parasitics in 2nm NS SRAM, the write margin variation of HD design (10%) is larger than HP design (4%) due to its smaller write current and larger total  $R_{BL}$  (Fig. 8 (b)). Note that the  $C_{BL}$  PER CELL is reduced to less than 50 aF with scaling bitcell area [18], thus, 50 aF is used to be as an upper limit in the figure.




Fig. 8. Write margin with (a) varying  $R_{BL}$  PER CELL and  $C_{BL}$  PER CELL, and (b) BL parasitics in 2nm NS SRAM of HD and HP designs considering “w/ R” and “w/ R & C” BL parasitic circuits at  $S_{BL}$  of  $-2$  V/ $t_{BL}$  with  $t_{BL}$  of 1 ns.

Within a long enough  $t_{BL}$ , the parasitic capacitor’s terminal voltage rises to meet the bias voltage and the current can no longer be drawn to the capacitors acting as an open circuit. Fig. 9 shows that the write margins in both HD and HP designs are the same with varying  $R_{BL}$  PER CELL and  $C_{BL}$  PER CELL, and BL parasitics in 2nm NS SRAM at  $t_{BL}$  of 10  $\mu$ s. Therefore, the parasitic capacitance should be considered only if the  $t_{BL}$  is short enough to make it stay in a transient state and when  $R_{BL}$  is large enough to bring out the effect of capacitors. In the

following section, the condition of requisite parasitic capacitance is verified in 2 nm NS SRAM design.




Fig. 9. Write margin with (a) varying  $R_{BL \text{ PER CELL}}$  and  $C_{BL \text{ PER CELL}}$ , and (b) BL parasitics in 2nm NS SRAM of HD and HP designs considering “w/ R” and “w/ R & C” BL parasitic circuits at  $S_{BL}$  of  $-2 \text{ V}/t_{BL}$  with  $t_{BL}$  of 10  $\mu\text{s}$ .

### C. Impact of Overall BL Parasitic circuits

The overall impacts of BL parasitics in both HD and HP SRAM designs at  $t_{BL}$  of 1 ns are shown in Fig. 10. The write margins are 0V for both HP and HD design simulated by conventional BLWM. It is too optimistic compared to the new method since it ignores all the time-dependent BL parasitics effects. The  $6\sigma$  write margins of “w/ R & PG & C” are degraded by 17% and 16% compared to “w/ R” for 2nm NS SRAM HD and HP design, respectively.




Fig. 10. Write margin with (a) varying  $R_{BL \text{ PER CELL}}$ , and (b) BL parasitics in 2nm NS SRAM of HD and HP designs considering all the BL parasitic circuits (50 aF/cell) at  $S_{BL}$  of  $-2 \text{ V}/t_{BL}$  with  $t_{BL}$  of 1 ns.

To verify the impact of BL parasitics on a real write operation related to the write margin setting, BL discharging to a zero voltage is set referring to the write margin of 0V given by BLWM. In Fig. 11, the yield is 100% for a successful data flipping without including any BL parasitics for HP design.

However, the yield is decreased to only 70% if we consider all the BL parasitics into the 2nm NS SRAM HP design at  $S_{BL} = -2 \text{ V/ns}$ . To avoid overestimating the yield, it is crucial to analyze the impact of BL parasitics on write margin by our extended methodology.




Fig. 11. Yield verification simulated in a typical write operation of 2nm NS SRAM HP design (left column: without BL parasitics; right column: with all the BL parasitics in 2nm NS SRAM). Yield loss of 30% is obtained when considering the BL parasitics in the simulation.

### D. Impact of Different Operating Frequencies

The setting of  $S_{BL}$  depends on different operating frequencies, which will carry out different time-dependent effects of BL parasitic circuits. Fig. 12 shows the impacts of  $S_{BL}$  at  $t_{BL}$  of 1 ns (solid line) and 10  $\mu\text{s}$  (dash line) with varying  $R_{BL \text{ PER CELL}}$  and  $C_{BL \text{ PER CELL}}$ . With increasing  $|S_{BL}|$  at the frequency of 1 GHz to 3 GHz, the impact from  $R_{BL}$  and  $C_{BL}$  on write margin is increased. Thus, the write margin is decreased by larger  $|S_{BL}|$ . With a slower frequency from 100 KHz to 300 KHz, the increased  $R_{BL}$  will still decrease the write margin, but  $S_{BL}$  and  $C_{BL}$  do not affect the results. It is important to consider the BL parasitic under a specific discharging speed in SRAM design.




Fig. 12. Write margin with varying (a)  $R_{BL \text{ PER CELL}}$  (at fixed 50 aF/cell) and (b)  $C_{BL \text{ PER CELL}}$  (at fixed 40  $\Omega$ /cell) of HD SRAM designs considering “w/ R & PG & C” BL parasitic circuits at  $S_{BL}$  from 0 to  $-3 \text{ V}/t_{BL}$  with  $t_{BL}$  of 1 ns and 10  $\mu\text{s}$ .




Fig. 13. Write margin with varying  $R_{BL \text{ PER CELL}}$  of HD and HP SRAM designs considering “w/ R” and “w/ R & C (50 aF/cell)” BL parasitic circuits at  $S_{BL}$  of  $-2 \text{ V}/t_{BL}$  with  $t_{BL}$  of 50 ns.

It is proved that the parasitic capacitance should be considered only if the frequency is high enough in section III. B. To further determine the range of  $S_{BL}$  that needs to include parasitic capacitor into the BL parasitic circuits, the write margins with varying  $R_{BL \text{ PER CELL}}$  at  $C_{BL \text{ PER CELL}}$  of 50 aF and  $t_{BL}$  of 50 ns in HD and HP design are shown in Fig. 13. With decreasing  $t_{BL}$  from 10  $\mu\text{s}$  to 1 ns, the write margin is reduced and the variation between “w/ R” and “w/ R & C” is enlarged. Although reduced  $S_{BL}$  can improve data flipping speed, the write margin is degraded. The write margin variation can be ignored when  $t_{BL}$  is larger than 50 ns because the difference between “w/ R” and “w/ R & C” is up to 1% at each  $R_{BL \text{ PER CELL}}$ . Thus, parasitic  $C_{BL}$  can be neglected to reduce the simulation time in SRAM macro design if  $S_{BL}$  is above  $-2 \text{ V}/50\text{ns}$ . In sub-10 nm nodes, the increased  $R_{BL}$  would amplify the effect of  $C_{BL}$ . Furthermore, a typical access time for SRAM in L1 and L2 cache is below 1 ns [2-5]. The maximum  $S_{BL}$  is therefore around  $-V_{DD} \text{ V/ns}$  without NBL, which implies that the parasitic capacitance needs to be considered for write margin calculation in sub-10 nm nodes.

#### E. Comparison between Extended and Conventional BLWM

In Fig. 14, the write margin simulated by conventional BLWM including the same BL parasitic circuits is compared with the extended write margin methodology at  $t_{BL}$  of 1ns with 50 aF/cell based on HP and HD designs. The results of BLWM are still too optimistic due to the neglected transient behaviors. Thus, the extended write margin methodology considering a realistic ramp-down slope setting is suggested for considering significant time-dependent BL parasitic effects in resistance-dominated nodes.




Fig. 14. Write margin comparison between conventional and extended ( $S_{BL}$  of  $-2 \text{ V}/t_{BL}$  with  $t_{BL}$  of 1 ns) methods with varying  $R_{BL \text{ PER CELL}}$  of

HD and HP SRAM designs. Note that both methods consider the same “w/ R & PG & C (50 aF/cell)” BL parasitic circuits.

#### IV. CONCLUSION

This paper proposes an extended write margin characterization methodology for SRAM design in advanced BEOL resistance-dominated technology nodes. We demonstrated that the unintentionally activated PG transistors also degrade the write margins by 13% and 10% (2nm node) at  $S_{BL}$  of  $-2 \text{ V/ns}$  for HD and HP design, respectively. Furthermore, the write margin variations are 10% and 4% (2nm node) caused by the parasitic capacitors at  $S_{BL}$  of  $-2 \text{ V/ns}$  for HD and HP design, respectively. The time-dependent effects of BL parasitic circuits differ with SRAM operating speeds, which can be referred to as  $S_{BL}$  settings. Our results imply that it is necessary to consider the complete BL parasitic circuits with a proper BL ramp-down speed setup for write-ability extraction in sub-10nm nodes. Otherwise, the yield would be overestimated by 30% (NS HP design in 2nm node) if the write margin is determined without time-dependent BL parasitics.

#### REFERENCES

- [1] S. Mukhopadhyay, R. M. Rao, J. Kim and C. Chuang, “SRAM Write-Ability Improvement With Transient Negative Bit-Line Voltage,” in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 19, no. 1, pp. 24-32, Jan. 2011, doi: [10.1109/TVLSI.2009.2029114](https://doi.org/10.1109/TVLSI.2009.2029114).
- [2] J. Chang, Y.-H. Chen, W.-M. Chan, S. P. Singh, H. Cheng, H. Fujiwara, J.-Y. Lin, K.-C. Lin, J. Hung, R. Lee, H.-J. Liao, J.-J. Liaw, Q. Li, M.-C. Chiang and S.-Y. Wu, “12.1 A 7nm 256Mb SRAM in high-k metal-gate FinFET technology with write-assist circuitry for low-VMIN applications,” *2017 IEEE International Solid-State Circuits Conference (ISSCC)*, San Francisco, CA, USA, 2017, pp. 206-207, doi: [10.1109/ISSCC.2017.7870333](https://doi.org/10.1109/ISSCC.2017.7870333).
- [3] T. Song, J. Jung, W. Rim, H. Kim, Y. Kim, C. Park, J. Do, S. Park, S. Cho, H. Jung, B. Kwon, H.-S. Choi, J. Choi and J. S. Yoon, “A 7nm FinFET SRAM using EUV lithography with dual write-driver-assist circuitry for low-voltage applications,” *2018 IEEE International Solid State Circuits Conference - (ISSCC)*, San Francisco, CA, USA, 2018, pp. 198-200, doi: [10.1109/ISSCC.2018.8310252](https://doi.org/10.1109/ISSCC.2018.8310252).
- [4] T. Song, W. Rim, S. Park, Y. Kim, G. Yang, H. Kim, S. Baek, J. Jung, B. Kwon, S. Cho, H. Jung, Y. Choo and J. Choi, “A 10 nm FinFET 128 Mb SRAM With Assist Adjustment System for Power, Performance, and Area Optimization,” in *IEEE Journal of Solid-State Circuits*, vol. 52, no. 1, pp. 240-249, Jan. 2017, doi: [10.1109/JSSC.2016.2609386](https://doi.org/10.1109/JSSC.2016.2609386).
- [5] S. Salahuddin, M. Perumkunnil, E. D. Litta, A. Gupta, P. Wexco, J. Ryckaert, M. H. Na and A. Spessot, “Buried Power SRAM Design and System-Level Benchmarking in N3,” *2020 IEEE Symposium on VLSI Technology*, Honolulu, HI, USA, 2020, pp. 1-2, doi: [10.1109/VLSITechnology18217.2020.9265076](https://doi.org/10.1109/VLSITechnology18217.2020.9265076).
- [6] J. Wang, S. Nalam and B. H. Calhoun, “Analyzing static and dynamic write margin for nanometer SRAMs,” *Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08)*, Bangalore, India, 2008, pp. 129-134, doi: [10.1145/1393921.1393954](https://doi.org/10.1145/1393921.1393954).
- [7] K. Zhang, U. Bhattacharya, Z. Chen, F. Hamzaoglu, D. Murray, N. Vallepalli, Y. Wang and M. Bohr, “A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply,” in *IEEE Journal of Solid-State Circuits*, vol. 41, no. 1, pp. 146-151, Jan. 2006, doi: [10.1109/JSSC.2005.859025](https://doi.org/10.1109/JSSC.2005.859025).
- [8] K. Takeda, H. Ikeda, Y. Hagihara, M. Nomura and H. Kobatake, “Redefinition of Write Margin for Next-Generation SRAM and Write-Margin Monitoring Circuit,” *2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers*, San Francisco, CA, USA, 2006, pp. 2602-2611, doi: [10.1109/ISSCC.2006.1696326](https://doi.org/10.1109/ISSCC.2006.1696326).
- [9] N. Gierczynski, B. Borot, N. Planes and H. Brut, “A New Combined Methodology for Write-Margin Extraction of Advanced SRAM,” *2007*

- IEEE International Conference on Microelectronic Test Structures*, Bunkyo-ku, Japan, 2007, pp. 97-100, doi: [10.1109/ICMTS.2007.374463](https://doi.org/10.1109/ICMTS.2007.374463).
- [10] E. Grossar, M. Stucchi, K. Maex and W. Dehaene, "Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies," in *IEEE Journal of Solid-State Circuits*, vol. 41, no. 11, pp. 2577-2588, Nov. 2006, doi: [10.1109/JSSC.2006.883344](https://doi.org/10.1109/JSSC.2006.883344).
- [11] C. Carmona, G. Torrens and B. Alorda, "SRAM write margin cell estimation using wordline modulation and read/write operations," *2014 5th European Workshop on CMOS Variability (VARI)*, Palma de Mallorca, Spain, 2014, pp. 1-6, doi: [10.1109/VARI.2014.6957077](https://doi.org/10.1109/VARI.2014.6957077).
- [12] B. Zhang, A. Arapostathis, S. Nassif and M. Orshansky, "Analytical Modeling of SRAM Dynamic Stability," *2006 IEEE/ACM International Conference on Computer Aided Design*, San Jose, CA, USA, 2006, pp. 315-322, doi: [10.1109/ICCAD.2006.320052](https://doi.org/10.1109/ICCAD.2006.320052).
- [13] W. Dong, P. Li and G. M. Huang, "SRAM dynamic stability: Theory, variability and analysis," *2008 IEEE/ACM International Conference on Computer-Aided Design*, 2008, pp. 378-385, doi: [10.1109/ICCAD.2008.4681601](https://doi.org/10.1109/ICCAD.2008.4681601).
- [14] H. Makino, S. Nakata, H. Suzuki, S. Mutoh, M. Miyama, T. Yoshimura, S. Iwade and Y. Matsuda, "Reexamination of SRAM Cell Write Margin Definitions in View of Predicting the Distribution," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 58, no. 4, pp. 230-234, April 2011, doi: [10.1109/TCSII.2011.2124531](https://doi.org/10.1109/TCSII.2011.2124531).
- [15] J. Chang, Y.-H. Chen, H. Cheng, W.-M. Chan, H.-J. Liao, Q. Li, S. Chang, S. Natarajan, R. Lee, P.-W. Wang, S.-S. Lin, C.-C. Wu, K.-L. Cheng, M. Cao and G. H. Chang, "A 20nm 112Mb SRAM in High-κ metal-gate with assist circuitry for low-leakage and low-VMIN applications," *2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers*, 2013, pp. 316-317, doi: [10.1109/ISSCC.2013.6487750](https://doi.org/10.1109/ISSCC.2013.6487750).
- [16] S. B. Samavedam, J. Ryckaert, E. Beyne, K. Ronse, N. Horiguchi, Z. Tokei, I. Radu, M. G. Bardon, M. H. Na, A. Spessot, S. Biesemans, "Future Logic Scaling: Towards Atomic Channels and Deconstructed Chips," *2020 IEEE International Electron Devices Meeting (IEDM)*, 2020, pp. 1.1.1-1.1.10, doi: [10.1109/IEDM13553.2020.9372023](https://doi.org/10.1109/IEDM13553.2020.9372023).
- [17] D. Jang, D. Yakimets, G. Eneman, P. Schuddinck, M. G. Bardon, P. Raghavan, A. Spessot, D. Verkest and Anda Mocuta, "Device exploration of NanoSheet transistors for sub-7-nm technology node," *IEEE Trans. Electron Devices*, vol. 64, no. 6, pp. 2707-2713, Jun. 2017, doi: [10.1109/TED.2017.2695455](https://doi.org/10.1109/TED.2017.2695455).
- [18] S. M. Salahuddin, K. A. Shaik, A. Gupta, B. Chava, M. Gupta, P. Weckx, J. Ryckaert and A. Spessot, "SRAM With Buried Power Distribution to Improve Write Margin and Performance in Advanced Technology Nodes," in *IEEE Electron Device Letters*, vol. 40, no. 8, pp. 1261-1264, Aug. 2019, doi: [10.1109/LED.2019.2921209](https://doi.org/10.1109/LED.2019.2921209).