

PAPER • OPEN ACCESS

Low frequency noise spectroscopy methodology for identifying traps located in the Si film of advanced mosfets

To cite this article: B Cretu *et al* 2026 *Semicond. Sci. Technol.* **41** 075011

View the [article online](#) for updates and enhancements.

You may also like

- [Perovskite solar cells: a comprehensive review of material design, device structure, and commercialization prospects](#)
Yajun Xu, Shuheng Yang, Xiang Guo et al.
- [Harnessing next-generation GaN semiconductors for the future of 6G communications: a review](#)
Fayu Wan, Xin Cheng, Preeti Thakur et al.
- [Interface engineering of two-dimensional materials for high-performance photodetectors](#)
Junming Song, Peng Zhang, Yu Lu et al.

Semiconductor Science and Technology



PAPER

OPEN ACCESS

RECEIVED
31 December 2025REVISED
25 May 2026ACCEPTED FOR PUBLICATION
10 June 2026PUBLISHED
14 July 2026

Original content from this work may be used under the terms of the [Creative Commons Attribution 4.0 licence](#).

Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI.



Low frequency noise spectroscopy methodology for identifying traps located in the Si film of advanced mosfets

B Cretu^{1,*} , A Tahiat¹, A Veloso² and E Simoen³ ¹ Normandie Univ, ENSICAEN, UNICAEN, CNRS, GREYC, 14000 Caen, France² Imec Kapeldreef, 75 B-3001 Leuven, Belgium³ Solid-State Physics Department, Ghent University, 9000 Gent, Belgium

* Author to whom any correspondence should be addressed.

E-mail: bogdan.cretu@ensicaen.fr**Keywords:** low frequency noise spectroscopy, generation-recombination noise, ‘trapping’ noise, identified trap

Abstract

The low frequency noise spectroscopy theory for the identification of traps located in the depletion region of a field-effect transistor is reviewed. The hypothesis, which provides the generally accepted expression of the input-referred voltage noise power spectral density related to generation-recombination (GR) phenomena, is questioned. It is evidenced that the GR noise formulation should be revisited in order to be physically consistent and consequently the voltage GR noise plateau should include the impact of the ratio between the dynamic channel resistance and the dynamic total resistance. It is demonstrated that in order to maintain a lower shift of the quasi-Fermi level with the temperature in the strong inversion operation mode it is better to maintain a constant drain current polarization over the temperature range. Considering low frequency noise measurements performed in gate-all-around nano wire FET devices, it is also highlighted that performing only measurements over the temperature at fixed polarization is not enough to be able to properly estimate the identified trap parameters. The measurements for different polarizations at fixed temperature performed for all investigated temperatures are mandatory in order to gain a deeper insight, in particular concerning the ‘trapping’ GR noise phenomenon.

1. Introduction

The study of low-frequency noise has been proposed in many research works as a non-destructive diagnostic tool to predict the quality and reliability of components [1–20]: it provides information on both process and application optimization, as it allows us to trace the physical sources of fluctuations and to better understand certain physical phenomena present in MOS transistors. The analysis of intrinsic noise at low frequencies may therefore be a mandatory study from the point of view of the intrinsic performance of the transistor and the characterization of the quality of the gate dielectric and of the depletion region of the transistors.

Low frequency noise spectroscopy consists of a function of temperature at fixed biasing of the generation-recombination (GR) noise corresponding to a Lorentzian type of spectrum. This kind of study may be used to obtain information on the nature of the traps responsible for the GR noise [6, 8, 12–20]. The GR noise contribution to the total noise is described by the following expression:

$$S_{\text{GR}}(f) = \frac{A_0}{1 + (2\pi f\tau_0)^2} = \frac{A_0}{1 + (f/f_0)^2} \quad (1)$$

where $S_{\text{GR}}(f)$ is the noise spectral density of the GR noise, A_0 is the plateau of the GR noise representing the frequency independent part of the GR noise which may be observed for $f \ll f_0 = 1/(2\pi\tau_0)$, f_0 and τ_0 being the characteristic frequency and characteristic relaxation time of the GR noise, respectively.

Firstly, the detailed input-referred noise power spectral density expression related to GR noise ($S_{v,\text{GR}}$) is reviewed [6, 13]. The necessary assumptions are discussed. It is highlighted that, in order to be

physically consistent, the $1/f$ noise formulation [21] expression should include the impact of the ratio between the dynamic channel resistance (r_{ch}) and the dynamic total resistance (r_t) of a MOSFET.

This work will focus only on traps located in the depletion region of the transistor. The necessary methodology steps which ensure that the same type of trap is scanned over the temperature range at a fixed polarization are reviewed. Of course, given the variations of the mobility and of the threshold voltage with temperature, imposing a constant drain current is not equivalent to maintaining a constant gate voltage or a constant gate voltage overdrive. However, using a first-order analytical model, it is demonstrated that in order to keep the quasi-Fermi level shift with temperature as low as possible, it would be preferable to maintain a constant drain current polarization rather than a constant gate voltage or a constant gate voltage overdrive polarization in strong inversion operation mode.

The study of the GR noise parameters as a function of the applied bias at fixed temperature can be used to find the location of the involved traps, i.e. situated in the oxide, at the dielectric/channel interface or in the depletion zone of the transistor. In this work, we focus only on traps located in the depletion zone for which the characteristic relaxation time (τ_0) is independent of the applied gate polarization [6, 12–14]. The evolution of the GR plateau (A_0) with the applied polarization can be used to discriminate whether it is a ‘generation’ or a ‘trapping’ GR process [13]. Indeed, in strong inversion operation, an independence of the GR noise plateau with the applied polarization can be used to conclude that it is a ‘generation’ process, while if the GR noise plateau exhibits a logarithmic dependence on the applied gate voltage one can conclude that it is a ‘trapping’ GR process [6, 13]. The dependence between the plateau and the characteristic relaxation time of the GR noise provides information on the effective (surface) trap density (N_{eff}). By comparison with the volume trap density N_T estimated using a method presented in [13], information about a geometric coefficient B [6, 13] may be obtained. The independence or the evolution with the applied gate voltage of the B coefficient may additionally confirm whether the identified trap is related to a ‘generation’ or a ‘trapping’ GR process [13].

A low-frequency noise spectroscopy methodology is employed to investigate previously studied gate-all-around (GAA) nano wire (NW) FETs from imec [20] over the temperature range 300 K–340 K, with a step of 5 K. They present a nanowire width and height of 10 nm, four nanowires in parallel giving a total width of 160 nm, a metal gate length of 250 nm and an equivalent oxide thickness (EOT) of 5.6 nm. Details on the process fabrication process may be found in [22]. It is evidenced that the identified traps, the divacancy-hydrogen V_2H and the single negatively charged acceptor state ($0/-$) of the divacancy V_2 are related to ‘trapping’ GR process.

The DC and low frequency noise measurements were performed at wafer level using a TTP4 probe station coupled with a Lakeshore 336 temperature controller. The DC measurements are performed using an Agilent 4156B semiconductor parameter analyzer. The noise measurement set-up consists of an I to V converter, a low noise voltage amplifier having a bandwidth of 200 kHz and a HP3562A spectral analyzer which is used to obtain the noise spectral density from 1 Hz to 100 kHz. A detailed description of the noise setup may be found in [23]. Finally, the noise spectral density is calculated at the input of the device by dividing the measured noise voltage by the square of the measured voltage gain between the gate and the output, canceling the setup bandwidth limitation.

2. Theory—reminder and discussion

For GR phenomena, the spectral density of carrier number fluctuation δS_N for traps of an energy level E_T and of volume density N_T , having a unique characteristic relaxation time τ_0 and independent of z (depth) in an elementary surface δS , is described by [24, 25]:

$$\delta S_N(f) = N_T(E_T) f_t(E_T) [1 - f_t(E_T)] \frac{4\tau_0}{1 + (2\pi f\tau_0)^2} \delta E_T \delta S \quad (2)$$

where $f_t(E_T)$ is the Fermi–Dirac probability function defined as:

$$f_t(E_T) = \frac{1}{1 + e^{\frac{E_T - E_F}{k_B T}}} \quad (3)$$

and $f_t(E_T) [1 - f_t(E_T)]$ expresses that the traps that contribute to the GR noise are those located energetically close to the Fermi energy level E_F , k_B being the Boltzmann constant and T the temperature. By integrating (2) one obtains [13]:

$$S_N(f) = \frac{\tau_0}{1 + (2\pi f\tau_0)^2} N_{eff} WL \quad (4)$$

where W and L represent the effective channel width and length. If the traps are located at the dielectric/channel interface $N_{\text{eff}} = 4k_B T N_{it}$ (N_{it} being the interface traps density expressed in $\text{cm}^{-2}\text{eV}^{-1}$), whereas, if the traps are located in the depletion layer of the transistor, $N_{\text{eff}} = N_T W_D B$. W_D represents the depletion thickness and B is a geometrical factor. B is equal to 1/3 for a ‘generation’ GR process and lower than 1 for a ‘trapping’ GR process [13].

Based on [26], it may be assumed that:

$$\frac{S_N}{N^2} = \frac{S_{i,\text{GR}}}{I_D^2} \quad (5)$$

where N is the total number of electrons in the channel and I_D is the drain current. Hence, one obtains for the GR current noise power spectral density:

$$S_{i,\text{GR}}(f) = \frac{q^2 N_{\text{eff}} \tau_0}{W L C_{ox}^2} \frac{I_D^2}{(Q_i / C_{ox})^2} \frac{1}{1 + (2\pi f \tau_0)^2} \quad (6)$$

where Q_i is the inversion charge density and C_{ox} is the gate capacitance per unit of area. Consequently, the input referred to as GR voltage noise power spectral density becomes:

$$S_{v,\text{GR}}(f) = \frac{q^2 N_{\text{eff}} \tau_0}{W L C_{ox}^2} \frac{I_D^2}{(g_m)^2 (Q_i / C_{ox})^2} \frac{1}{1 + (2\pi f \tau_0)^2} \quad (7)$$

g_m being the device transconductance.

However, the generally assumed expression of the GR voltage noise power spectral density may be expressed as [13]

$$S_{v,\text{GR}}(f) = \frac{q^2 N_{\text{eff}} \tau_0}{W L C_{ox}^2} \frac{1}{1 + (2\pi f \tau_0)^2}. \quad (8)$$

It is obvious that in order to obtain (8) in linear operation, it was assumed in the first approximation:

$$g_m = \left. \frac{\partial I_D}{\partial V_{GS}} \right|_{V_{DS} = \text{const}} = \left. \frac{\partial \left(\frac{W}{L} \mu_{\text{eff}} Q_i V_{DS} \right)}{\partial V_{GS}} \right|_{V_{DS} = \text{const}} = \frac{I_D}{(Q_i / C_{ox})} \quad (9)$$

where μ_{eff} is the effective mobility and V_{DS} is the drain-to-source applied voltage. Knowing that in linear operation the transconductance may be expressed as [21, 27]:

$$g_m = \frac{W V_{DS}}{L} \frac{C_{ox} C_i}{C_{ox} + C_d + C_{it} + C_i} \frac{\partial (\mu_{\text{eff}} Q_i)}{\partial Q_i} \quad (10)$$

where C_d , C_{it} and C_i are the depletion, interface and inversion charge capacitances per unit of area, by identification with (10), the approximation of (9) assume that:

$$\frac{C_i}{C_{ox} + C_d + C_{it} + C_i} \frac{\partial (\mu_{\text{eff}} Q_i)}{\partial Q_i} = \mu_{\text{eff}}. \quad (11)$$

Let us consider the generally assumed mobility law expressed as below [28]:

$$\mu_{\text{eff}} = \frac{\mu_0}{1 + \theta_1 Q_i / C_{ox} + \theta_2 Q_i^2 / C_{ox}^2} \quad (12)$$

where μ_0 is the low field mobility and θ_1 and θ_2 are the first and the second mobility attenuation coefficients.

In weak inversion, as $\mu_{\text{eff}} = \mu_0$, the approximation in (11) assumes that:

$$C_{ox} + C_d + C_{it} = 0. \quad (13)$$

While in strong inversion, as $C_i \gg C_{ox} + C_d + C_{it}$, the approximation in (11) assumes that

$$\frac{\partial \mu_{\text{eff}}}{\partial Q_i} = 0. \quad (14)$$

Both (13) and (14) assumptions are unphysical.

Moreover, the GR noise fluctuations are intrinsic, channel-related fluctuations. In order to calculate the total output current fluctuations, if the linear operation region is considered, the fluctuations may be calculated directly from the variations of the channel (R_{ch}) and total resistance (R_t). As $R_t = R_{ch} + R_{access}$, where R_{access} represents the access resistances, it is obvious that $\delta R_t = \delta R_{ch} + \delta R_{access}$, and this is independent of the origin of the fluctuations. Assuming that the channel and the access resistance noise sources are uncorrelated, let us consider for simplicity that only the channel resistance is noisy and that the access resistances are noiseless. Hence:

$$\delta R_t = \delta R_{ch}. \quad (15)$$

The drain current fluctuations may be evaluated as:

$$\delta I_D = \delta \left(\frac{V_{DS}}{R_t} \right) = \frac{R_t \delta V_{DS} - V_{DS} \delta R_t}{R_t^2} = -\frac{V_{DS} \delta R_t}{R_t^2}. \quad (16)$$

In (16) it was considered that $\delta V_{DS} = 0$. Further, the channel fluctuations may be calculated as

$$\delta I_{ch} = \delta \left(\frac{V_{ds}}{R_{ch}} \right) = \frac{R_{ch} \delta V_{ds} - V_{ds} \delta R_{ch}}{R_{ch}^2} \quad (17)$$

where V_{ds} is the voltage across the channel $V_{ds} = V_{DS} - I_D R_{access}$. As $\delta I_D \neq 0$, the voltage across the channel fluctuation is not equal to zero but as $\delta V_{ds} = -R_{access} \delta I_D$. Assuming (15) and (16), (17) becomes:

$$\delta I_{ch} = \frac{-R_{ch} R_{access} \delta I_D - V_{ds} \delta R_{ch}}{R_{ch}^2} = \frac{-R_{ch} R_{access} \delta I_D + \frac{R_{ch}}{R_t} V_{DS} \frac{R_t^2}{V_{DS}} \delta I_D}{R_{ch}^2} = R_{ch} \frac{-R_{access} + R_t}{R_{ch}^2} \delta I_D = \delta I_D. \quad (18)$$

Assuming $\delta I_D \neq 0$ it results that $\delta V_{ds} \neq 0$ and $\delta I_{ch} = \delta I_D$. As it is about an active device (i.e. current generator), at fixed gate voltage the channel fluctuations will indirectly lead to voltage across the channel fluctuation $\delta V_{ds} \neq 0$ [10, 29, 30]. Of course, if in (17) it is considered that $\delta V_{ds} = 0$, then δI_{ch} will read:

$$\delta I_{ch} = \frac{R_t}{R_{ch}} \delta I_D. \quad (19)$$

Using Kirchhoff's law in the channel-to-source contact (*s*) or channel-to-drain contact (*d*) it may be derived, using the strategies of figure 6 of [10] or figure 3–5 of [29], assuming noise-free access resistances; then, the output total current fluctuations may be expressed as:

$$\delta i_t = \delta i_{ch} + \frac{\delta V_{ds}}{R_{ch}} = \delta i_{ch} + \frac{\delta (V_{DS} - i_t R_{access})}{R_{ch}} = \delta i_{ch} - \frac{R_{access}}{R_{ch}} \delta i_t. \quad (20)$$

Hence:

$$\delta i_t = \frac{R_{ch}}{R_{ch} + R_{access}} \delta i_{ch} = \frac{R_{ch}}{R_t} \delta i_{ch}. \quad (21)$$

Assuming that δi_t represents the drain current fluctuation δI_D , by comparing (19) with (21), it may be observed that employing the strategy of [10, 29] gives the same result as when V_{ds} was considered constant (i.e. $\delta V_{ds} = 0$). This is a contradictory result because it is shown that the same result for the output total current fluctuations (δi_t) is obtained whether or not δV_{ds} is equal to zero.

However, it may be suggested that this strategy [10, 30] already considers that $\delta I_{ch} = \delta I_D$ as evidenced by (18). This hypothesis agrees with the small signal equivalent circuit of a MOSFET, as shown in [10, 29, 30], where the $S_{i, ch}$ corresponding to δI_{ch} is in parallel with a current noise generator $g_m V_{Gs}$ (g_m being the measured/extrinsic transconductance) instead of $g_{m,i} V_{Gs}$ ($g_{m,i}$ being the intrinsic transconductance).

It may also be observed that (5) considers that the $\delta V_{ds} = 0$ and then it is not physical if the channel is considered as a current source generator. In other words, (5) treats the channel as a piece of semiconductor equivalent to a passive component, while the channel is part of an active component.

Hence, considering the previous suggestion, or following a similar approach as in [21], and along the same way as in [31] considering the Matthiessen rule, it may be assumed that μ_{eff} should read the change of Q_i when the applied gate voltage changes, but for each polarization the GR fluctuation does

not induce a variation of the intrinsic effective mobility. Therefore, the expression of the GR voltage noise power spectral density may be derived as:

$$S_{v,GR}(f) = \frac{R_{ch}^2}{R_t^2} \frac{q^2 N_{eff} \tau_0}{WLC_{ox}^2} \frac{1}{1 + (2\pi f \tau_0)^2}. \quad (22)$$

In (22) it was already assumed that, as demonstrated in [21] for the linear operation regime, the dynamic channel resistance to the dynamic total resistance ratio is equal to the channel resistance to the total resistance ratio.

However, if it is not assumed that for each polarization the GR fluctuation does not induce variation of the intrinsic effective mobility, the expression of the GR voltage noise power density will read:

$$S_{v,GR}(f) = \frac{R_{ch}^2}{R_t^2} \frac{I_D^2}{(g_m)^2 (Q_i/C_{ox})^2} \frac{q^2 N_{eff} \tau_0}{WLC_{ox}^2} \frac{1}{1 + (2\pi f \tau_0)^2}. \quad (23)$$

Using analytical expressions in linear operation of I_D and g_m (e.g. (2) and (5) of [32], which are valid from weak to strong inversion) (23) becomes:

$$S_{v,GR}(f) = \left(\frac{SS/\ln(10) + Q_i/C_{ox}}{Q_i/C_{ox}} \frac{1 + \theta_{10} Q_i/C_{ox} + \theta_2 Q_i^2/C_{ox}^2}{1 - \theta_2 (Q_i/C_{ox})^2} \right)^2 \frac{q^2 N_{eff} \tau_0}{WLC_{ox}^2} \frac{1}{1 + (2\pi f \tau_0)^2} \quad (24)$$

where SS is the subthreshold swing and θ_{10} is the intrinsic first order mobility attenuation coefficient.

Of course, if $R_{ch}/R_t \approx 1$ (22) becomes as (8). In strong inversion, if the θ_{10} and θ_2 impact may be neglected, (24) also becomes as (8). However, even if these latter assumptions may be generally true for old planar technologies, it may not be valid for today's 3D nanometric technologies [21]. It may be concluded that the GR noise plateau dependence with the applied bias depends on the considered initial hypothesis.

As the $1/f$ noise may arise from the addition of the GR noise spectra [33–35] this conclusion may also have an impact on the physical interpretation of the input referred $1/f$ voltage-noise power spectral density dependence on the applied bias, but this point will be discussed in a future work.

However, as the low frequency noise spectroscopy studies are performed at fixed polarization, employing (8) instead of (22) or (24) may have a more limited impact, leading to an underestimation or an overestimation of the effective trap densities for all temperatures investigated.

The study is performed in the linear operating regime and in the 10–100 kHz frequency range, where the impact of parasitic capacitances is negligible since the unity-gain frequency is in the GHz range [36]. This justifies the use of a resistive model and of the noise equivalent circuit as in [10, 21, 29, 30].

3. Low frequency noise spectroscopy for traps located in the depletion region

At fixed temperature, the characteristic relaxation time for traps located in the depletion region of the transistor, following the Shockley-Read-Hall model, does not vary with the polarization if a cross-point between the trap energy level and the Fermi level exists [13, 16]. With the increase in the applied gate voltage, the Fermi level will scan the same trap but at an increased depth in the bandgap. If there is no cross-point between the trap energy level and the Fermi level, the characteristic relaxation time will vary with the applied gate voltage, but with an exponential factor (β) significantly lower (i.e. β less than 10 V^{-1}) [16] than in the case of the traps located near the dielectric/channel interface (i.e. β between around $20\text{--}35 \text{ V}^{-1}$) [13].

The GR voltage noise plateau increases as $(\Psi_S)^{1/2}$ in the subthreshold operation with the increase in the applied gate voltage and becomes independent of the applied polarization in strong inversion for a 'generation' GR noise process [13]; Ψ_S being the surface potential. For the 'trapping' GR noise process, the GR voltage noise plateau in the subthreshold operation decreases as $(\Psi_S)^{-1/2}$ for majority carrier trapping or as $(\Psi_S)^{-1}$ for minority carrier trapping, respectively. In strong inversion the GR plateau increases as $\text{INT}(V_{GT})$ (logarithmic increase) corresponding to the value of the integral over the channel potential [6, 13].

The temperature evolution of the characteristic relaxation time of a trap situated in the depletion region allows the construction of an Arrhenius diagram [6, 12, 13]:

Table 1. Quasi-Fermi shift with temperature (300 K to 250 K), using (26) and considering a first-order calculation the following reference parameter values: the inversion layer thickness is equal to 2 nm for a device having an EOT (equivalent oxide thickness) of 1 nm, assuming a threshold voltage of 0.3 V, a threshold voltage rate of -1 mV K^{-1} , the intrinsic carrier concentration n_i at 300 K of $1 \cdot 10^{10} \text{ cm}^{-3}$. I_D was calculated using e.g. (2) of [32], assuming that the inversion charge may be determined using the Lambert-W approach with an ideality factor of 1 and that the phonon scattering prevails in the mobility law as $\mu_0(T) = \mu_{0 \text{ 300K}}(T/300)^{-3/2}$. For temperature shift from 300 K to 250 K the I_D correspond to an applied V_{GS} of 1.3 V at 300 K, i.e. $\sim 8.4 \mu\text{A}$; while for the temperature shift from 300 K to 350 K, the I_D corresponds to an applied V_{GS} of 1 V at 300 K, i.e. $\sim 7 \mu\text{A}$ (other considered parameters: $W/L = 0.2 \mu\text{m}/0.2 \mu\text{m}$, $\mu_{300\text{K}} = 100 \text{ cm}^2/(\text{Vs})$, $\theta_1 = 0.6 \text{ V}^{-1}$, $\theta_2 = 0.4 \text{ V}^{-2}$). In first-order approximation the inversion layer thickness, θ_1 and θ_2 are assumed constants over the considered temperature range.

Temperature shift	Quasi-Fermi shift (meV)		
	$V_{GS} = \text{const.}$	$V_{GT} = 1 \text{ V}$	$I_D = \text{constant}$
300 K to 250 K	-11.6	-13.7	-0.6
300 K to 350 K	14.6	10.9	0.7

if $E_T - E_i > 0$

$$\ln(\tau_0 T^2) = \frac{E_C - E_T}{k_B T} + \ln \left(\frac{h^3}{4k_B^2 \sigma \sqrt{6\pi^3 M_c m_e^{*1/2} m_h^{*3/2}}} \right) \quad (25a)$$

if $E_T - E_i < 0$

$$\ln(\tau_0 T^2) = \frac{E_T - E_V}{k_B T} + \ln \left(\frac{h^3}{4k_B^2 \sigma \sqrt{6\pi^3 M_c m_e^{*3/2} m_h^{*1/2}}} \right) \quad (25b)$$

where h is the Planck constant, M_c is the number of conduction band energy minima and m_e^* and m_h^* are the effective mass of electrons and of holes, respectively.

In order to perform low frequency noise spectroscopy, the same polarization should be imposed over the entire investigated temperature range. There are three possibilities: to maintain the same applied gate voltage, the same gate overdrive or the same applied drain current.

The advantage of keeping the same applied gate voltage or gate overdrive is that the same operating regime is maintained over the temperature range. As a drawback, the quasi-Fermi level will obviously change with temperature, in particular because of the threshold voltage variation with temperature. If the quasi-Fermi level changes with the temperature, obviously it is no longer guaranteed that the same trap is scanned.

Keeping the same applied drain current may lead to a much lower variation of the quasi-Fermi level, as the threshold variation may be partially compensated by the mobility variation with temperature. Hence, since a lower variation of the quasi-Fermi level change with the temperature is induced, there are more chances to scan the same trap over the temperature; and if a cross-point exists between the trap energy and the Fermi level to may keep tracking it over a large temperature range than in the case of the constant applied gate voltage or gate overdrive. As a minus, for a very wide investigated temperature range, the operation regime may change.

The quasi-Fermi level may be expressed as [37]:

$$E_{Fn} - E_i = k_B T \ln \left(\frac{n_{\text{inv}}}{n_i} \right) = k_B T \ln \left(\frac{|Q_{\text{inv}}|}{qn_i} \right). \quad (26)$$

In (26) Q_{inv} represents the volume inversion charge density. The quasi-Fermi level shift with temperature, considering the intrinsic carrier density variation and the Fermi level variation with temperature, may be calculated using (26) and some reference parameters. The results of first-order calculations, shown in table 1, prove that imposing a constant drain current leads to lower variation of the quasi-Fermi level shift with temperature under strong inversion operation. This trend is maintained regardless of which reference parameter values in the table 1 legend are considered.

It was already proposed to use the GR noise plateau versus GR noise relaxation time as an additional criterion to confirm that the considered characteristic relaxation time employed in the construction of the Arrhenius diagram using (25) are related to the same type of trap [20]. Considering (22) or (24) it

is obvious that the GR noise plateau (A_0) versus the GR relaxation time (τ_0) presents, under some conditions, a quasi-linear dependency, particularly when a constant drain current polarization is imposed. Indeed, considering (22), as I_D is constant, if the access resistance presents a slight variation in the considered temperature interval the $R_{ch}/R_t = (V_{DS} - I_D R_{access})/V_{DS}$ ratio will present also a slight variation with temperature. Hence, it may be considered that the A_0 and τ_0 evolution with temperature may still present a quasi-linear dependence even if $R_{ch}/R_t \neq 1$. The same conclusion also holds if (24) is considered, when the temperature range is not wide and when the mobility attenuation factors do not present significant variation in the considered temperature interval.

Considering the evolution of the GR voltage noise plateau with the applied polarization at fixed temperature, it may be suggested that for a narrow-investigated temperature range the slope of A_0 versus τ_0 may still be used to estimate the surface trap density, irrespective of the 'generation' or 'trapping' GR noise process and of the constant polarization imposed over the temperature range (constant applied I_D or constant V_{GS} or V_{GT}). For the extraction of the volume trap density one may use [13]

$$N_T = \frac{4\pi [S_{v,GR}(f_0, T)]_{\max} f_0 C_{ox}^2 WL}{q^2 W_D B} \quad (27)$$

where B should be equal to $1/3$ for the 'generation' GR process or $B < 1$ but exhibiting a logarithmic dependence with the applied voltage for the 'trapping' GR process; $S_{v,GR}(f_0, T)$ being the GR voltage noise level at fixed frequency f_0 and temperature T .



Indeed, from e.g. (7) or (8), one can observe that for a given frequency f_0 , $S_{v,GR}(f_0, T)$ is proportional to $\tau_0(T)/(1 + (2\pi f_0 \tau_0(T))^2)$. For $2\pi f_0 \tau_0(T) \gg 1$, $S_{v,GR}(f_0, T)$ is proportional with $\tau_0(T)^{-1}$, and hence $S_{v,GR}(f_0, T)$ will increase with increasing temperature because τ_0 decreases. For $2\pi f_0 \tau_0(T) \ll 1$, $S_{v,GR}(f_0, T)$ is proportional with $\tau_0(T)$, and consequently $S_{v,GR}(f_0, T)$ will decrease with increasing temperature [13]. This means that the measured $S_{v,GR}(f_0, T)$ dependence with temperature passes through a maximum which may be used to estimate the volume trap density. The comparison between the surface trap density and volume trap density values may provide us with the B evolution with the applied voltage and consequently, additional confirmation of whether it is a 'generation' or a 'trapping' GR noise phenomenon.

4. Results and discussion

Typical $I_D(V_{GS})$ and $g_m(V_{GS})$ are plotted in figures 1 and 2 for two devices having the same geometric dimensions. Significant device-to-device variability can be observed by comparing the behavior of device #1 and device #2. The device dimensions are indicated in the legend of figure 1. The methodology presented in [32] is employed for the parameter extraction. Good agreement may be observed from weak to strong inversion operation between the experimental and the modeled $I_D(V_{GS})$ and $g_m(V_{GS})$ behavior using their analytical expression described e.g. in (2) and (5) of [32]. In general, the access resistance may be estimated using θ_1 versus G_M (gain factor) for different devices having different gate length or width dimensions. However, if significant device-to-device variability exists, this method may lead to important errors in the extracted access resistance value. Hence, in the first order approximation, the access resistance is estimated as θ_1/G_M by neglecting the impact of the intrinsic first mobility attenuation factor θ_{10} . The extracted values of R_{access} over the temperature range for both devices are plotted in figure 3. At room temperature, a value of about 1940 Ω for device #1 and of 3480 Ω for device #2 are found. The apparently higher values of the access resistances lead in strong inversion to a R_{ch}/R_t of about 91% for device #1 for a bias of 2.5 μA , and of about 89% for device #2 for a bias of 1.5 μA , suggesting, however, very good electrostatic control of the devices. It may be observed that for both devices the access resistance slightly increases with temperature.

In figure 4, typical examples of input-referred voltage power spectral densities multiplied by frequency versus the frequency are illustrated for different applied drain current polarization at a fixed temperature. GR noise contributions related to traps located in the depletion region of the devices may be observed for both devices.

Indeed, for device #1 operated at 320 K, clear GR noise having a characteristic frequency independent of the applied polarization may be evidenced at about 75 Hz. The noise behavior for frequencies higher than 1 kHz, even if $S_v \cdot f$ increases proportionally with the frequency increase, it should more likely be attributed to the addition of different GR noise contributions instead of the white noise. This hypothesis may corroborate with the noise spectra of device #2, which exhibit a clear GR noise contribution which presents comparable $S_v \cdot f$ level for frequencies higher than 1 kHz. Moreover, for device #2,



the impact of a trap located in the depletion region may be observed for a characteristic frequency independent of the applied polarization of about 13 kHz.

Each noise spectrum is modeled by considering the contributions of three uncorrelated noise sources: white noise (W_n), flicker noise (K_f) and GR noise ($S_{v,GR}$) contributions:

$$S_v(f) = W_n + \frac{K_f}{f} + \sum_{i=1}^N \frac{A_{0i}}{1 + \left(\frac{f}{f_{0i}}\right)^2}. \quad (28)$$

In figure 5, a typical comparison between the experimental data and the model of (28) is illustrated. For frequencies higher than 1 kHz, the $S_v \cdot f$ increases almost linearly with frequency. Even if this trend is generally attributed to a white noise contribution, the value required to fit the experimental data is much higher than the theoretical Johnson–Nyquist value. Therefore, this trend can be adjusted by using two or more GR noise contributions. However, the parameters of these GR contributions may not be accurately estimated. In any case, a clear GR noise contribution may be evidenced in the low frequency range. Hence, as the study is focused only on contributions for which the GR parameters (A_0 and f_0)




Figure 3. Estimated access resistance versus temperature.




Figure 4. Example of input referred voltage power density spectra noise for different applied drain current polarization (a) at 320 K for device #1; (b) at 325 K for device #2. Clear GR noise contribution may be evidenced at around 75 Hz for device #1 and around 13 kHz for device #2. In the low frequencies range, $1/f$ contribution to the total noise may be evidenced only for lower applied polarization, e.g. for device #2 at $I_D = 1 \mu\text{A}$ and 325 K operation.

may be identifiable without ambiguity, for the case illustrated in figure 5, only the GR contribution at 72 Hz is considered.

The evolution of the characteristic frequency of the GR noise contribution with the applied polarization for device #1 operated at 320 K is plotted in figure 6(a). The increase of the applied gate voltage does not affect the characteristic frequency value, suggesting that the GR noise should be related to a trap located in the Si film (the depleted region of the device) for which a cross-point between the trap energy level and the Fermi level exists. The GR noise plateau exhibits a logarithmic increase with the applied polarization in strong inversion, suggesting that the GR noise contribution should be related to a ‘trapping’ process.

Hence, an Arrhenius diagram may be constructed as described in [6, 12, 13] using the model of (25). Using a least-squares linear fit of $\ln(t_0 T^2)$ versus $1/k_B T$ the capture cross-section may be estimated from the y -intercept while the energy difference (ΔE) between the band energy (E_C or E_V) and the trap energy E_T can be extracted from the slope. In our case of a ‘trapping’ GR noise process the energy difference should be calculated between the valence band energy (E_V) and the trap energy E_T .




Figure 5. Best agreement between the experimental data and the model of (28) is obtained considering flicker noise and several GR noise contributions. Only the parameters of the clearly identified GR contribution at 72 Hz are shown.




Figure 6. Evolution with the applied polarization at fixed temperature of 320 K for device #1: (a) of the GR characteristic frequency; (b) of the GR plateau.

It may be noticed that a non-negligible error on the capture cross-section value may be observed if (25a) is employed instead of (25b). By comparing the estimated ΔE and σ to previous results from deep-level transient spectroscopy studies, the physical nature of the identified traps may be specified.

In figure 7, the $\ln(\tau_0 T^2)$ versus $1/k_B T$ evolution constructed for both devices is illustrated for all drain current polarization at which the GR noise may be attributed to a trap located in the depletion region of the transistor.

The trap identified for device #1 may be related to a divacancy-hydrogen V_2H trap ($\Delta E = 0.45$ eV and σ of 10^{-17} cm² reported in [16, 38–41]); it may be related to the presence of residual hydrogen after annealing. The trap identified for device #2 may be related to a single negatively charged acceptor state (0/-) of the divacancy (V_2) trap ($\Delta E = 0.42$ eV) and σ of 10^{-15} cm² reported in [16, 40–42]; it may be induced during the ion implantation process step, and can be explained by the recombination or the evolution to a stable state of unstable defects like Frenkel pairs.

The GR plateau versus GR relaxation time is plotted in figures 8(a) and (b) for all drain polarization considered for device #1 and device # 2, respectively. A quasi-linear behavior is observed.




Figure 7. Arrhenius diagram constructed using (25): (a) for device #1; (b) for device #2.




Figure 8. GR plateau versus GR relaxation time (a) device #1; (b) device #2.

This may be related to the fact that the $(R_{ch}/R_t)^2$ evolution with temperature for a given I_D polarization presents a slight variation, as may be observed from figure 9, even considering an I_D of 2.5 μA for device #1 and of 1.5 μA for device #2.

Hence, from the slope of the GR plateau versus the GR, relaxation time, according to (22), the effective surface density of the traps (N_{eff}) may still be evaluated. The estimated N_{eff} values for each drain




Figure 9. $(R_{ch}/R_t)^2$ ratio versus temperature. I_D is set at $2.5 \mu A$ for device #1 and at $1.5 \mu A$ for device #2.




Figure 10. Estimated surface trap density N_{eff} for (a) device #1; (b) device #2. Empty symbol represents the N_{eff} values considering R_{ch}/R_t of 1 in (22); the full symbol represents the N_{eff} values considering estimated R_{ch}/R_t plotted in figure 9.

current bias are shown in figure 10. It may be noticed that not considering the access resistance impact in (22) leads to a non-negligible underestimation of the values of the surface density of traps.

In figure 11 the $S_{v,GR}(f_0, T)$ versus temperature evolution is shown for both devices for all investigated drain current polarizations. A bell-shaped behavior as expected may be observed. Using the maximum of the $S_{v,GR}(f_0, T)$ the volume trap densities multiplied by the B coefficient may be evaluated using (27), the results being illustrated in figure 12. Hence, the B coefficient may be experimentally evaluated as $N_{eff}/(N_T W_d)$, where in our case W_d is considered to be 5 nm as the nanowire width and height are of 10 nm. The B coefficient is lower than 1 and as evidenced in figure 13 its behavior exhibits a logarithmic increase with the polarization, in agreement with the ‘trapping’ GR noise phenomena hypothesis. However, for device #1 at I_D of $1.5 \mu A$ the estimated B value is too close to 1, suggesting a possible limitation of the method permitting the calculation of the volume trap density developed for conventional planar transistors, as already pointed out in [43]. Of course, if the access resistances impact was corrected in both N_{eff} and N_T extraction, the estimated B values are very close to the ones for which the access resistance impact was not corrected.




Figure 11. $S_{v,GR}(f_0, T) \cdot f_0$ versus temperature (a) for the V_2H trap identified for device #1, $f_0 = 60$ Hz; (b) for the $V_2(0/-)$ trap identified for device #2, $f_0 = 8.9$ kHz.




Figure 12. Volume trap densities multiplied by the B coefficient as a function of the applied polarization for (a) device # 1; (b) device #2 Empty symbol represents the $N_T B$ values not corrected by the R_{access} impact; the full symbol represents the $N_T B$ values corrected by the R_{access} impact.




Figure 13. Extracted B coefficient versus the applied polarization. Empty symbol represents the B values not corrected by the R_{access} impact; the full symbol represents the B values corrected by the R_{access} impact.

5. Conclusion

It is shown that the generally accepted GR voltage noise plateau expression is based on $g_m = I_D/(Q_i/C_{ox})$ approximation which is unphysical even in linear operation, before or after the threshold. For instance, in strong inversion operation, this assumption can no longer be considered for actual technologies for which the access resistance and the second order mobility attenuation factor play an important role. Based on a simplified resistive model and by comparison with the small signal equivalent circuit it is demonstrated that the GR voltage noise plateau should include the ratio of the channel resistance to the total resistance.

It is confirmed that in order to keep as low as possible the quasi-Fermi level shift over the temperature it is better to impose a constant drain current polarization, in particular in strong inversion operation. It may be suggested that in order to identify the nature of traps located in the depletion region of the transistor it is mandatory to perform measurements at different polarizations at each fixed temperature. This can be used to confirm that a cross-point between the trap energy level and the Fermi level exists for all investigated temperatures. Moreover, it can be used to confirm whether it is a 'generation' or a 'trapped' GR noise phenomenon.

Two types of traps, V_2H and $V_2(0/-)$ located in the depletion region (Si film) of the devices and related to a 'trapping' GR process were identified for GAA NW FETs. Neglecting the impact of the channel-to-total resistance ratio on the GR plateau level leads to a non-negligible underestimation of the trap density.

Data availability statement

The data cannot be made publicly available upon publication because no suitable repository exists for hosting data in this field of study. The data that support the findings of this study are available upon reasonable request from the authors.

ORCID iDs

B Cretu  0000-0002-2727-4605

E Simoen  0000-0002-5218-4046

References

- [1] Fu H-S and Sah C-T 1972 Theory and experiments on surface $1/f$ noise *IEEE Trans. Electron Devices* **19** 273–85
- [2] Katto H, Kamigaki Y and Itoh Y 1975 MOSFET's with reduced low frequency $1/f$ noise *Jpn. J. Appl. Phys.* **44** 243–8 [in Japanese]
- [3] Maes H, Usmani S H and Groeseneken G 1985 Correlation between $1/f$ noise and interface state density at the Fermi level in field-effect transistors *J. Appl. Phys.* **57** 4811–3
- [4] Jayaraman R and Sodini C G 1989 A $1/f$ noise technique to extract the oxide trap density near the conduction band edge of silicon *IEEE Trans. Electron Devices* **36** 1773–82

- [5] Meisenheimer T L and Fleetwood D M 1990 Effect of radiation-induced charge on 1/f noise in MOS devices *IEEE Trans. Nucl. Sci.* **37** 1696–702
- [6] Murray DC, Evans A G R and Carter J C 1991 Shallow defects responsible for GR noise in MOSFETs *IEEE Trans. Electron Devices* **38** 407–16
- [7] Li X, Vandamme L 1992 1/f noise in series resistance of LDD MOSTs *Solid-State Electron.* **35** 1471–5
- [8] Scholz F J and Roach J W 1992 Low-frequency noise as a tool for characterization of near-band impurities in silicon *Solid-State Electron.* **35** 447–52
- [9] Simoen E, Dierickx B, Claeys C, Dierickx B and Claeys C 1993 Hot-carrier degradation of the random telegraph signal amplitude in submicrometer Si MOSTs *Appl. Phys. A* **57** 283–9
- [10] Li X, Vandamme L 1993 An explanation of 1/f noise in LDD MOSFETs from the ohmic region to saturation *Solid-State Electron.* **36** 1515–21
- [11] Simoen E and Claeys C 1996 The low-frequency noise behaviour of silicon-on-insulator technologies *Solid-State Electron.* **39** 949–60
- [12] Grassi V, Colombo C F and Camin D V 2001 Low frequency noise versus temperature spectroscopy of recently designed Ge JFETs *IEEE Trans. Electron Devices* **48** 2899–905
- [13] Lukyanchikova N 2002 *Noise and Fluctuations Control in Electronic Devices* ed A Balandin (American Scientific Riverside) pp 201–33
- [14] Simoen E et al 2013 Low-frequency noise studies on fully depleted UTBOX silicon-on-insulator nMOSFETs: challenges and opportunities *ECS J. Solid State Sci. Technol.* **2** 202–10
- [15] Dos Santos S D, Cretu B, Strobel V, Routoure J M, Carin R, Martino J A, Aoulaiche M, Jurczak M, Simoen E and Claeys C 2014 Low-frequency noise assessment in advanced UTBOX SOI nMOSFETs with different gate dielectrics *Solid-State Electron.* **97** 14–22
- [16] Simoen E, Cretu B, Fang W, Aoulaiche M, Routoure J M, Carin R, Dos Santos S D, Zhao C, Martino J A and Claeys C 2015 Towards single-trap spectroscopy: generation-recombination noise in UTBOX SOI nMOSFETs *Phys. Status Solidi c* **12** 292–298
- [17] Fang W, Simoen E, Aoulaiche M, Luo J, Zhao C and Claeys C 2015 Distinction between silicon and oxide traps using single-trap spectroscopy *Phys. Status Solidi Appl. Mater. Sci.* **212** 512–7
- [18] Claeys C, Simoen E, Eneman G, Ni K, Hikavy A, Loo R, Gupta S, Merckling C, Alian A and Caymax M 2016 Review—device assessment of electrically active defects in high-mobility materials *ECS J. Solid State Sci. Technol.* **5** 3149
- [19] Simoen E, Cretu B, Fang W, Aoulaiche M, Routoure J M, Carin R, Luo J, Zhao C and Claeys C 2016 Low-frequency noise spectroscopy of bulk and border traps in nanoscale devices *Solid State Phenom.* **242** 449–58
- [20] Cretu B, Bordin A, Simoen E, Hellings G, Linten D and Claeys C 2021 Detailed low frequency noise assessment on GAA NW n-channel FETs *Solid-State Electron.* **181–182** 108029
- [21] Cretu B, Tahiat A, Veloso A and Simoen E 2024 Refined analysis of the correlated carrier number and mobility fluctuations mechanism in MOSFETs *IEEE Trans. Electron Devices* **71** 5860–6
- [22] Hellings G et al 2018 Si/SiGe superlattice I/O finFETs in a vertically-stacked gate-all-around horizontal nanowire technology *Tech. Dig. Symp. on VLSI Technology* (<https://doi.org/10.1109/VLSIT.2018.8510654>)
- [23] Boudier D, Cretu B, Simoen E, Carin R, Veloso A, Collaert N and Thean A 2017 Low frequency noise assessment in n- and p-channel sub-10nm triple-gate FinFETs: part I: theory and methodology *Solid-State Electron.* **128** 108
- [24] Sah C 1964 Theory of low-frequency generation noise in junction-gate field transistors *Proc. IEEE* **52** 795–814
- [25] Reimbold G 1984 Modified 1/f noise trapping noise theory and experiments in MOS transistors biased from weak to strong inversion—influence of interface states *IEEE Trans. Electron Devices* **31** 1190–8
- [26] Celik Z and Hsiang T Y 1985 Study of 1/f noise in n-MOSFET's: linear region *IEEE Trans. Electron Devices* **32** 2797–802
- [27] Ghibaudo G 1989 Analytical modelling of the MOS transistor *Phys. Status Solidi a* **113** 223–340
- [28] Ong T-C, Ko P K and Hu C 1987 50-A gate-oxide MOSFET's at 77 K *IEEE Trans. Electron Devices* **34** 2129–35
- [29] von Haartman M and Ostling M 2007 *Low-Frequency Noise in Advanced MOS Devices* (Springer) p 61
- [30] Simoen E and Claeys C 1999 On the flicker noise in submicron silicon MOSFETs *Solid-State Electron.* **43** 865–82
- [31] Ghibaudo G 1987 A simple derivation of Reimbold's drain current spectrum formula for flicker noise in MOSFETs *Solid-State Electron.* **30** 1037–8
- [32] Cretu B, Tahiat A, Veloso A and Simoen E 2025 Toward a self-consistent Y -function-based methodology for MOSFET parameter extraction from weak to strong inversion in ohmic operation *IEEE Trans. Electron Devices* **72** 6473–9
- [33] Surdin M 1939 Fluctuations de courant thermionique et le "Flicker effect" *J. Phys. Radium* **10** 188–9 [In French]
- [34] Whorter M 1957 *Semiconductor Surface Physics* (Pennsylvania Press University)
- [35] Hooze F N 2003 On the additivity of generation-recombination spectra. Part 2: 1/f noise *Physica B* **336** 236–51
- [36] Silva V C P, Martino J A, Simoen E, Veloso A and Agopian P D G 2023 Evaluation of N-type Gate-all-around Vertically-stacked Nanosheet FETs from 473 K down to 173 K for analog applications *Solid-State Electron.* **208** 108729
- [37] Tsividis Y 2011 *Operation and Modeling of the MOS Transistor* (Oxford University Press)
- [38] Svensson B G, Hallen A, Corbett J W, Svensson J H and Corbett J W 1991 Divacancy acceptor levels in ion-irradiated silicon *Phys. Rev. B* **43** 2292–7
- [39] Hallen A, Keskitalo N, Masszi F and Nágl W 1996 Lifetime in proton irradiated silicon *J. Appl. Phys.* **79** 3906–14
- [40] Svensson B G, Hallen A and Sundqvist B U R 1989 Hydrogen-related electron traps in proton-bombarded float zone silicon *Mater. Sci. Eng. B* **4** 285–9
- [41] Lévêque P, Hallen A, Svensson B G, Wong-Leung J, Jagadih C and Pricitera V 2003 Identification of hydrogen related defects in proton implanted float-zone silicon *Eur. Phys. J. Appl. Phys.* **23** 5–9
- [42] Irmscher K, Klose H and Maass K 1984 Hydrogen-related deep levels in proton-bombarded silicon *J. Phys. C: Solid State Phys.* **17** 6317–29
- [43] Cretu B, Nafaa B, Simoen E, Hellings G, Linten D and Claeys C 2020 Discussion on the figures of merit of identified traps located in the si film: surface versus volume trap densities *ECS Trans.* **97** 45–51