

A 200–256-GS/s Current-Mode 4-Way Interleaved Sampling Front-End With Over 67-GHz Bandwidth Using a Slew-Rate Insensitive Clocking Scheme

Shengpu Niu¹, Joris Lambrecht¹, *Member, IEEE*, Cheng Wang¹, Michiel Verplaetse¹, *Member, IEEE*, Ye Gu¹, Gertjan Coudyzer¹, *Member, IEEE*, and Xin Yin¹, *Senior Member, IEEE*

Abstract—The surge of data traffic in emerging optical communication applications has led to the development of ultra-fast transceivers with extremely high data throughput. The latest transmitters and receivers aim for symbol rates of 150–200 Gbaud or even higher, striving to achieve bandwidths beyond 70 GHz. However, the current state-of-the-art analog-to-digital converters (ADCs) in advanced CMOS-FinFET technologies can only handle limited analog input bandwidths and sampling rates, becoming a bottleneck in enhancing the overall speed of the transceiver. A time-interleaved sampling front-end acting as an input signal de-interleaver can reduce the sub-ADCs' analog bandwidth and clock jitter requirements. This article investigates a current-mode time-interleaved 1–4 sampling front-end operating at 200–256 GS/s, using a 50% duty-cycle slew-rate insensitive quadrature clocking strategy. The chip was fabricated in a 130-nm SiGe BiCMOS technology and was characterized by single-tone sinusoidal and non-return-to-zero/pulse-amplitude-modulation-4-level (NRZ/PAM-4) measurements at 200, 224, and 256 GS/s. The chip demonstrates a 3-dB analog input bandwidth beyond 67 GHz and a signal-to-noise-and-distortion ratio (SNDR) of 27.8–34.1 dB (at 200 GS/s), 25–36.3 dB (at 224 GS/s), and 22.3–39 dB (at 256 GS/s) for input frequencies from 1.1 to 67.1 GHz. The analog demultiplexing functionality of the sampling front-end is demonstrated with 100, 112, and 128 Gbaud NRZ/PAM-4 measurements. The complete chip consumes a power of 1.1 W at 256 GS/s, corresponding to an efficiency of 4.3 pJ/sample or 4.3 pJ/bit (with two samples per symbol).

Index Terms—BiCMOS integrated circuits, current-mode sampling, demultiplexing, high-speed interleaved sampler.

I. INTRODUCTION

THE next-generation optical communication systems for data-intensive applications such as cloud services, artificial reality/virtual reality, high-performance computing, and

Manuscript received 19 December 2023; revised 21 March 2024, 15 May 2024, and 13 June 2024; accepted 13 June 2024. This article was approved by Associate Editor Yunzhi Dong. This work was supported in part by the imec High-Speed Transceiver and Coherent Transceiver Programs, European Union (EU)-Funded H2020 Projects POETICS (CoPackaging of Terabit direct-detection and coherent Optical Engines and switching circuits in multi-Chip moduleS for Datacenter networks and the 5G optical fronthaul) under Grant 871769; in part by the Special Research Fund (BOF) of Ghent University; and in part by the Research Foundation Flanders (FWO). (*Corresponding author: Xin Yin.*)

Shengpu Niu, Joris Lambrecht, Cheng Wang, Ye Gu, Gertjan Coudyzer, and Xin Yin are with the IDLab, Department of Information Technology, Ghent University—imec, 9052 Ghent, Belgium (e-mail: xin.yin@ugent.be).

Michiel Verplaetse was with the IDLab Design Group, Department of Information Technology, Ghent University—imec, 9052 Ghent, Belgium. He is now with Nokia Bell Labs Antwerp, 2018 Antwerp, Belgium.

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/JSSC.2024.3416528>.

Digital Object Identifier 10.1109/JSSC.2024.3416528

autonomous driving expect new technologies and integrated transceiver circuits able to support symbol rates beyond 200 Gbaud. Recently published receiver circuits, such as the transimpedance amplifier (TIA), have shown an electrical 3-dB bandwidth of 75 GHz with a measured baud rate of 128 Gbaud [1]. Lately, state-of-the-art analog-to-digital converters (ADCs) [2], [3], [4], [5], [6] achieved a maximum analog bandwidth and the highest sampling rate of 60 GHz and 200 GS/s [2]. Heavy bandwidth enhancement techniques are utilized to compensate the channel loss in the ADC front-ends [3], [7], [8], [9], [10], [11], [12]. For example, a continuous time linear equalizer (CTLE) with a maximum peaking of 19 dB at 54 GHz was implemented before an ADC sample and hold (S/H), as the sampler only has a 3-dB bandwidth of 34 GHz [7]. Furthermore, in CMOS ADC-based transceivers, digital equalizers are usually exploited for channel loss equalization [3], [4], [8], [9], [12], including the loss from the ADC S/H. However, it is worth noting that digital equalization has become increasingly intricate and power-intensive over time, which comes at the cost of an achievable effective number of bits (ENOBs).

A high-bandwidth pre-sampler acting as an input signal de-interleaver can be used to reduce the sub-ADCs' bandwidth and clock jitter requirements [13], [14], [15], [16], [17], [18]. Recently published time-interleaved 1–2 or 1–4 samplers in silicon-based BiCMOS [13], [14], [15], [16] or InP technologies [17], [18] with f_T/f_{MAX} over 300 GHz can cooperate with CMOS ADCs to push the overall sampling rate beyond 112 GS/s. Among them, the pre-sampler in a 256-GS/s real-time scope [18] using an InP technology has demonstrated the highest sampling rate of 256 GS/s and up to 110 GHz of analog bandwidth. However, this is not a cost-friendly solution for a common data communication system. Some other works reported an analog bandwidth of 100 [19] and 110 GHz [17] in track mode with S -parameter measurements. Yet, such small-signal measurements often fall short of accurately capturing the large-signal responses of the sampler in real-world operations.

The pre-samplers are designed to function in either voltage-mode [15], [16], [17] or current-mode [13], [14]. The voltage-mode samplers in silicon technology have presented a sampling rate of up to 200 GS/s [15], [16] and an input signal tracking bandwidth of 20 and 57 GHz at 200 and 128 GS/s, respectively [15]. However, using a switched emitter follower (SEF) in a voltage-mode sampler makes it vulnerable to the

input signal feedthrough in the hold phase and the base-emitter modulation in the tracking mode. The signal feedthrough is caused by a low-impedance path presented by the base-emitter capacitance in the hold phase, and the base-emitter modulation is because the small current that charges the sampling capacitor distorts the emitter current of the SEF in the tracking mode. Techniques have been investigated to alleviate these issues, for example, using a feedforward capacitor and a switched pre-amplifier (SPA) to silence or attenuate the input signal at the input of SEF in the hold phase [15], [20], [21], [22], [23], [24]. The distortion from the base-emitter modulation can be relieved by injecting a mimic current of the sampling capacitor generated by a dummy branch into the principle sampling path [15], [23], [24], [25]. Both the SPA and dummy branches increase the power consumption and may limit the achievable bandwidth as more loads or cascaded stages are added to the high-speed input signal path.

Compared with voltage-mode samplers, integrating current-mode samplers offers superior immunity to input signal feedthrough in the hold phase and avoids SEF base-emitter modulation in the track mode [13], [14]. Furthermore, in the 1- N current-mode sampler, i.e., the proposed solution in Section III-C, the sub-samplers share the same signal current from the transconductance stage, making the power consumption of the sampler core much lower than the voltage-mode samplers using SEF topology, of which each sub-sampler has its own SEF and pre-amplifier. Published current-mode samplers have shown a sampling rate of up to 128 GS/s with an input signal tracking bandwidth of 36 GHz [14], using non-50% duty-cycle clocks.

The clocking strategy holds significant importance for both current-mode and voltage-mode samplers as it governs their operating principles, performance, and power usage. For example, to ensure the input signal only sees one sampling capacitor at the same time to avoid bandwidth degradation in the voltage sampler, non-overlapping $1/M$ duty-cycle quadrature clocks are required [27], where M is the number of total parallel sub-samplers. To use a 50% duty-cycle quadrature clock strategy in the voltage-mode sampler, each sub-sampler needs an individual input buffer or pre-amplifier to isolate the input signal and the sampling capacitor [15]. While in conventional current-mode samplers [13], [14], 25% duty-cycle quadrature clocks are used, resulting in complex clock generation, distribution, and high power consumption. This work introduces a 256-GS/s sampling front-end based on a current-mode sampling technique utilizing a clock strategy with only 50% duty-cycle clocks. The proposed scheme eliminates the need for multiple input buffers or pre-amplifiers in voltage samplers, as well as the need for non-50% duty-cycle clock generation circuits in current-mode samplers. As a result, it can achieve higher sampling rates while concurrently reducing power consumption, chip area, and overall complexity.

The remainder of this article is organized as follows. Section II briefly discusses the theory of the heterogeneous ADC pre-sampler working principle and the impact of the interconnect bandwidth. Section III presents the proposed current-mode sampler, and Section IV covers the circuit design

and implementation. Measurement results are presented and discussed in Section V, and Section VI concludes the article.

II. HETEROGENEOUS ADC PRE-SAMPLER WORKING PRINCIPLE AND IMPACTS OF THE INTERCONNECT BANDWIDTH

For sampling rates beyond 200 GS/s, heterogeneous integration of an InP or SiGe BiCMOS sampling front-end and CMOS ADCs is a viable solution [18], [28]. However, the interconnect bandwidth limitation between two separate chips poses challenges. The working principle of a CMOS ADC in conjunction with a 1-2 mode InP or SiGe sampling front-end is illustrated in Fig. 1. The analysis assumes that rank1 and rank2 are on separate chips. The low-pass filter (LPF) between rank1 and rank2 mimics a combination of the parasitic LPF, i.e., the 50- Ω output buffer in rank1 and the 50- Ω input buffer in rank2, and an additional reset-removing LPF for the current-mode sampler (optional), which is not generally required in integrated time-interleaved ADCs.

The continuous-time input signal $x_{in}(t)$ is buffered and then sampled by a 1-2 sampler at an overall sampling rate of F_s . The sampled output of the m th sub-sampling channel in time domain, $x_{out,m}(t)$, and in frequency domain, $X_{out,m}(f)$, can be expressed as [29]

$$x_{out,m}(t) = x_{in}(t) \sum_{n=-\infty}^{+\infty} \delta\left(t - nT_{clk} - (m-1)\frac{T_{clk}}{2}\right), \quad m = 1, 2 \quad (1)$$

$$X_{out,m}(f) = \frac{1}{T_{clk}} \sum_{k=-\infty}^{+\infty} X_{in}(f - k f_{clk}) e^{-jk(m-1)\pi} \quad (2)$$

where $T_{clk} = 1/f_{clk} = 2/F_s = 2T_s$ is the clock period of the sub-sampler. In Fig. 1(b), the spectra are plotted according to 2 at points A and B. Without the parasitic LPF, rank2 will see the same spectra at A and B, and the signals processed by rank2 are in discrete-time mode if rank2 is synchronized with rank1 for both phase and sampling rates ($F_{s,rank2} = F_{s,rank1}$).

In practice, the parasitic LPF filters the rank1 outputs. To not lose any frequency component from $X_{in}(f)$, the minimal required bandwidth of the parasitic LPF is $F_s/(2M)$, where M is the interleaving factor. In Fig. 1(b), we assume the parasitic LPF has the minimal required bandwidth of $F_s/4$ with a brick-wall roll-off. Following low-pass filtering of the rank1 output, the rank2 sub-ADCs only see signal spectra up to $F_s/4$. Each filtered output of rank1 sampler still contains all frequency components of $X_{in}(f)$, albeit with different phases assigned as illustrated in Fig. 1(b) at points C and D. In this case, the signals processed by rank2 are in continuous-time mode.

Assuming the rank2 sub-ADC has a sampling rate of $F_s/2$ and bandwidth of $F_s/4$, and ignoring the effect of quantization, the rank2 sub-ADC can be regarded as an ideal spectra buffer [C = E and D = F in Fig. 1(b)]. To reconstruct full-rate sampled data at F_s , we need to sample the sub-channel digital signals before multiplexing at $F_s/2$, which again leads to spectrum replicas ($k = -1, 0, 1$) as shown in Fig. 1(b) at point G. The unwanted images cancel each other. The bandwidth of




Fig. 1. (a) Heterogeneous ADC pre-sampler working principle and the impacts of the interconnect parasitic LPF. (b) Value in the rectangle represents the phase shift due to the time-interleaved sampling according to (2). Only $k = -1, 0, +1$ th replicas are plotted. (c) and (d) Simulated ideal mathematical voltage-mode and current-mode sampler outputs filtered by different LPFs, respectively. For the voltage-mode sampler used in (c), $t_{track} = 0.25 * T_{clk}$ and $t_{hold} = 0.75 * T_{clk}$. For the current-mode sampler used in (d), $t_{reset} = 0.25 * T_{clk}$, $t_{integration} = 0.25 * T_{clk}$, $t_{hold} = 0.5 * T_{clk}$.

the parasitic LPF is generally higher than $F_s/4$ in practice, and all the replicated spectra delivered to rank2 will eventually be canceled for any bandwidth of the parasitic LPF.

The interconnect bandwidth between two chips can be a limiting factor, especially when rank1 is a current-mode sampler. Considering a hold duration of Δt_H and a parasitic LPF with a frequency response of $H_{LPF}(f)$, the spectrum of the low-pass filtered rank1 output is

$$X_{LPFout,m}(f) = X_{out,m}(f) \cdot \Delta t_H \text{sinc}(\pi \Delta t_H f) \cdot H_{LPF}(f). \quad (3)$$

Fig. 1(c) and (d) presents simulated examples of low-pass filtered rank1 outputs and their corresponding spectra, with voltage-mode and current-mode samplers, respectively. The three-order 64 and 110 GHz LPFs represent parasitic interconnect LPFs. To improve the hold phase delivered to rank2, more image terms must be kept in band, and a higher interconnect bandwidth is required. According to Fig. 1(b), to keep three terms in a 4-way interleaved, 256 GS/s, interconnect bandwidth should be larger than 96 GHz (requires spectra at $k = \pm 2$).




Fig. 2. (a) Simplified schematic of the current-mode sampler. (b) Timing diagram of a conventional current-mode sampler. (c) Proposed timing diagram.

If rank2 is synchronized with rank1 and samples at the correct time in the available acquire window (rank1 hold phase), the signals processed by rank2 are in discrete-time mode. With the presence of the parasitic LPF, the available acquire window decreases, and the synchronization requirements increase to minimize rank2 clock jitter and skew impact. The fastest synchronized time-interleaving sampling is achieved in the Keysight Infiniium UXR-Series 256 GS/s 110 GHz bandwidth oscilloscope, where a 256-GS/s 4-way time-interleaved pre-sampler (rank1) is synchronized with four 64 GS/s time-interleaved samplers (rank2) to provide aligned signals to sixteen 10-bit ADCs [18].

With the interconnect bandwidth decreasing further, and as demonstrated in Fig. 1(c) and (d), only the first Nyquist zone frequency components are left in band (LPF bandwidth = 32 GHz). In this case, the outputs of the LPF can be re-sampled by rank2 at an independent sampling rate from rank1 ($F_{s,rank2} \geq F_{s,rank1}$). For example, in Tektronix's DPO77002SX 200 GS/s, 70 GHz bandwidth asynchronous time-interleaving (ATI) real-time scope [28], the pre-sampler and sub-ADCs have a sampling rate of 150 and 200 GS/s, respectively. In this case, the combination of the sampler and the LPF resembles a mixer, and the signals processed by rank2 are in continuous-time mode.

Compared with the voltage-mode pre-sampler, the current-mode pre-sampler has less tolerance for a parasitic LPF because of its inherent reset operation and a shorter hold phase. When synchronization error or skew occurs, rank2 can accidentally sample in the reset phase, causing signal loss. If the interconnect bandwidth is insufficient to keep the hold phase, for example, in the case of the LPF with a bandwidth of 64 GHz in Fig. 1(d), rank2 must be carefully synchronized with rank1 to periodically resample the peak of the filtered output to maximize the gain and minimize the rank2 clock jitter and skew impact. On the other hand, if the reset phase is totally removed, rank2 does not need to be synchronized with rank1. However, the filters potentially introduce extra mismatches.

For the heterogeneous ADC pre-sampler, maximizing the interconnect bandwidth and keeping the hold phase is usually the target, though the required interconnect bandwidth increases with the sampling rate, which has become increasingly difficult as rank1 sub-sampling rates could exceed 50 GS/s for the next-generation ADCs. Regarding a current-mode pre-sampler, further removing the reset phase with an

additional reset-removing LPF with a bandwidth of $F_s/(2M)$ between rank1 and rank2 is a possible solution to enhance the synchronization error tolerance. However, the mismatches among these LPFs, passband ripple, and especially the non-brick-wall roll-off of the additional LPF could complicate the digital signal processing (DSP).

III. PROPOSED CURRENT-MODE SAMPLER

A. Proposed Single-Channel Current-Mode Sampler

Unlike the voltage sampler that takes the instantaneous value of the input signal at the clock's rising or falling edge, the current-mode sampler captures the average of the input signal in an integration time interval. Fig. 2(a) and (b) depicts the simplified schematic of the conventional current-mode sampler [13], [14], [26] using two phase-shifted but non-overlapping 25% duty-cycle clocks. It has three operations in each signal acquisition period: reset (R), integration (I), and hold (H). In contrast, this work proposes a current-mode sampler using two phase-shifted 50% duty-cycle clocks, as shown in Fig. 2(c) and in [30]. In the proposed solution, the reset clock clk_reset leads the current-steering clock clk_int by a portion of the clock period, and an extra operation called overlap (O) is introduced when both clocks are in high states. The signal acquisition is performed as follows.

- R) Switch $S2$ turns on while $S1$ stays off. The previous sampled information is removed by discharging the sampling capacitor C_H .
- O) $S2$ stays on, and $S1$ turns on. All the input signal current is conducted to the ground ideally.
- I) $S1$ remains on, but $S2$ switches off. The signal current is integrated onto the sampling capacitor C_H , from time t_0 to t_1 .
- H) Both $S1$ and $S2$ are in the OFF-state. No charge can flow, and the output holds the sampled information.

During (I) phase, assuming an input signal current $i_{in}(t) = g_m \cos(2\pi f_{in}t)$ is integrated on the sampling capacitor C_H , we obtain for the sampled output voltage as

$$\begin{aligned}
 v_o(nT) &= \int_{t_0=nT+T_0}^{t_1=nT+T_1} \frac{1}{C_H} g_m \cos(2\pi f_{in}t) dt \\
 &= \frac{g_m \Delta t}{C_H} \text{sinc}\left(2\pi f_{in} \frac{(t_1 - t_0)}{2}\right) \cos\left(2\pi f_{in} \frac{(t_0 + t_1)}{2}\right) \\
 &= \frac{\Delta t}{C_H} \text{sinc}(\pi f_{in} \Delta t) \cdot i_{in}(t_m). \tag{4}
 \end{aligned}$$




Fig. 3. Simulated example of the proposed solution with overlap time from $0.2 * T_{clk}$ to $0.45 * T_{clk}$ (step = $0.05 * T_{clk}$) at 10 GS/s. (a) clk_reset and clk_int . (b) $F_{in} = 4.7$ GHz. (c) $F_{in} = 1.1$ GHz. (d) $F_{in} = 5.1$ GHz. Overlap time + integration time equal $0.5 * T_{clk}$. A shorter overlap time means a longer integration time.

Therefore, the current-mode sampler effectively samples at the middle of the integration phase, i.e., $t_m = (t_0 + t_1)/2$, with a sampler gain given by

$$\text{Gain} = \frac{\Delta t}{C_H} \text{sinc}(\pi f_{in} \Delta t). \quad (5)$$

This frequency-dependent gain has a -3 -dB bandwidth [26]

$$\text{Bandwidth} = \frac{0.44}{\Delta t}. \quad (6)$$

Unlike the voltage sampler, the input signal tracking bandwidth of the current-mode sampler is determined by the equivalent integration time window length $\Delta t = t_1 - t_0$. As illustrated by (5) and (6), there exists a fundamental trade-off in current-mode samplers: a higher tracking bandwidth requires a shorter integration time, leading to a lower gain. In a typical case, as shown in Fig. 2, the proposed 50% clock scheme and conventional non-overlapping 25% clock schemes have a comparable integration time, resulting in similar bandwidth and gain.

B. Jitter and Hold Time Considerations

The proposed clock scheme can modify the overlap by simply delaying or advancing one of the two 50% duty-cycle clocks. This swaps the integration duration with the hold duration, introducing another degree of freedom in the design trade-off. As shown in Fig. 3, by varying the overlap portion of two clocks (hence the integration time window Δt), we can adjust the sampler gain as predicted by (5).

In a similar way, higher bandwidth than the conventional current-mode sampler can be achieved by reducing the integration time window Δt . However, a shorter integration window puts a stricter requirement on clock jitters. If a sinusoidal




Fig. 4. Plot of jitter-induced SNR for clock overlap times from $0.2 * T_{clk}$ to $0.45 * T_{clk}$ (step = $0.05 * T_{clk}$) at 10 GS/s with a rms clock jitter of 200 fs. A shorter overlap time means a longer integration time.

signal $i(t) = I_0 \sin(2\pi f_{in} t)$ is sampled by a current-mode sampler using C_H , the jitter error has a form of

$$e_j = \left(\frac{1}{C_H} \int i(t) dt \right)' \cdot t_j \quad (7)$$

where the charge-integration and derivative (i.e., estimate the slew rate of the changing signal) processes are canceled, resulting in a simpler form of $i(t) \cdot t_j / C_H$. Therefore, the rms error voltage caused by jitter $t_{j,rms}$ can be estimated as

$$e_{j,rms} = \frac{I_0}{\sqrt{2}} \frac{t_{j,rms}}{C_H}. \quad (8)$$

Assuming the same rms (but uncorrelated) jitter $t_{j,rms}$ at the rising and falling clock edges (see Fig. 2), the total rms error voltage due to clock jitter can be written as

$$V_{n,tj,rms} = \sqrt{e_{j0,rms}^2 + e_{j1,rms}^2} \quad (9)$$

$$= \frac{I_0 t_{j,rms}}{C_H}. \quad (10)$$

Based on the gain given in (5) and the rms input amplitude $I_0/(2)^{1/2}$, the sampled rms output is simply

$$V_{s,rms} = \frac{I_0}{\sqrt{2}} \frac{\Delta t}{C_H} \text{sinc}(\pi f_{in} \Delta t). \quad (11)$$

Therefore, the signal-to-noise ratio (SNR) of the current mode sampler output due to the clock jitter can be expressed as

$$\text{SNR}_{j,CS} = \frac{V_{s,rms}^2}{V_{n,tj,rms}^2} = \frac{\Delta t^2}{2t_{j,rms}^2} \underbrace{\text{sinc}^2(\pi f_{in} \Delta t)}_{\text{BW} = 0.44/\Delta t} \quad (12)$$

which is a function of Δt . The SNR of the voltage mode sampler output due to the clock jitter is [29]

$$\text{SNR}_{j,VS} = \frac{V_{s,rms}^2}{V_{n,tj,rms}^2} = \frac{1}{(2\pi f_{in} t_{j,rms})^2}. \quad (13)$$

Fig. 4 plots an example of the relationship between the jitter-induced SNR and the duration of the integration of the current-mode sampler, and compares it with the jitter-induced SNR of the voltage-mode sampler. A shorter overlapping time results in an extended integration phase, thereby enhancing




Fig. 5. (a) Proposed 1–4 current-mode sampler core circuit and (b) its timing diagram.

gain, SNR, and consequently improving jitter tolerance. But this is at the cost of decreasing input signal tracking bandwidth. Moreover, with shorter overlap times (longer integration time), the input frequency exerts a stronger influence on the jitter-induced SNR. This observation can be explained by recognizing that the degradation of signal strength with the input frequency [see (11)] increases as Δt increases. Overall, compared with the voltage-mode sampler, the gain, bandwidth, and jitter-induced SNR of the current-mode sampler all depend on the integration time, and they must be traded off.

Another important consideration regarding the new clock scheme pertains to the duration of the hold phase. Upon taking the Fourier transform of (4), we obtain the frequency representations of the sampled signal as

$$V_o(f) = \frac{\Delta t}{T_{\text{clk}} C_H} \sum_{k=-\infty}^{+\infty} I_{\text{in}}(f - kf_{\text{clk}}) \cdot \text{sinc}(\pi(f - kf_{\text{clk}})\Delta t). \quad (14)$$

Considering a hold phase duration Δt_H , the overall spectra of the output signal become [26]

$$V_{o,h}(f) = V_o(f) \cdot \Delta t_H \text{sinc}(\pi \Delta t_H f). \quad (15)$$

In a typical scenario (as depicted in Fig. 2), the hold phase duration Δt_H reduced from traditional $0.5T_{\text{clk}}$ to $0.25T_{\text{clk}}$, resulting in a broader overall bandwidth according to (15). However, this alteration may pose challenges for the sub-ADC's sampler as a hold time allows for relaxing the jitter requirements for the subsequent samplers. By adjusting the clock overlapping as described earlier, it is possible to achieve a longer hold time duration ($0.5T_{\text{clk}} > \Delta t_H > 0.25T_{\text{clk}}$) and a higher sampler bandwidth. However, this comes at the cost of a lower sampler gain.

C. Proposed 1–4 Current-Mode Sampler With Bandwidth Insensitive to Clock Slew Rate

Fig. 5(a) and (b) demonstrates the proposed 1–4 current-mode sampler core circuit and its timing diagram. A similar sampler core circuit with a different timing scheme has been demonstrated in [14]. Taking the sub-sampling channel

CH<0> as an example: Q_3 and Q_4 are the current-steering switches, corresponding to S1 in Fig. 2. Q_5 and Q_6 are implemented as the reset switches, corresponding to S2 in Fig. 2. The clocks driving the reset switches and current-steering switches have a common mode of 3.3 and 2.5 V, respectively. The input signal is first transformed from voltage mode into current mode by the linear transconductance stage (Gm-stage) in Fig. 5, and then it is alternatively steered to the four sub-sampling channels when their integration switches are in the ON-state. The four operations illustrated in Fig. 2 are consecutively performed in each sub-sampler.

As a key feature of the proposed solution, the tracking bandwidth of the 1–4 sampler is insensitive to clock slew rates [30]. The equivalent integrated current pulse per sub-sampler is shaped by two AND operations: 1) a reset-current-steering AND operation (R-S-AND) phase, i.e., the overlap of the reset and current steering clock in channel m , during which the signal current is discarded to the virtual ground during the O phase; and 2) a steering-steering AND (S-S-AND) phase, i.e., the partial overlap of the current steering clock of channel m with the current steering clocks of channel $m + 1$ and channel $m - 1$, resulting in input current sharing between sub-samplers. Taking the sub-sampling channel CH<0> as an example, Q_3 and Q_5 are the R-S-AND switches and the overlap of their ON-state forms the R-S-AND operation (O phase). While for the S-S-AND operation, taking CH<0> and CH<1> as an example, Q_4 and Q_7 are the S-S-AND switches and the overlap of their ON-state forms the S-S-AND operation. Fig. 6(a) demonstrates a simulated example using clocks with different slew rates, where only the R-S-AND operation exists. This is performed by removing all the odd sub-samplers (CH<1> and CH<3>) in Fig. 5 and no phase-overlapped current-steering switches exist. It shows that the overlap time decreases, and the equivalent integration time extends with the clocks' shape changing from square to full sinusoidal wave. Longer integration time results in higher gain but lower input tracking bandwidth.

Fig. 6(b) exhibits another simulated example to show the S-S-AND operation and illustrate how it varies with clocks having different slew rates. The simulations are conducted




Fig. 6. (a) Simulated examples of sampler only with R-S-AND operation and (b) sampler with S-S-AND operation concerning variable clock slew rates. $f_{clk} = 10$ GHz, $F_{in} = 1$ GHz.




Fig. 7. (a) Simulated current pulses steered to each sub-sampler and the sampled outputs using sinusoidal clocks and (b) simulated example of sampler bandwidth concerning clock slew rates. $F_s = 40$ GS/s, $F_{in} = 1$ GHz.

using the full schematic and clocking scheme shown in Fig. 5. In this case, both the R-S-AND and S-S-AND operations exist. However, the S-S-AND (current steering) is performed before the R-S-AND operation, and the latter has no influence on the former operation. The middle sub-figure in Fig. 6(b) presents the current pulse steered to the sub-sampler with different clock slew rates, and it shows the current-steering clock strongly shapes the steered current pulse shape and hence the S-S-AND operation. The pulsewidth or the equivalent integration time reduces with the clocks changing from a square wave to a full sinusoidal wave, which is the opposite compared with the R-S-AND operation. Fig. 7(a) presents the current pulses steered to all four sub-samplers using sinusoidal shape clocks. Regardless of the small current-sharing intervals at the clock transition points, the S-S-AND operation makes the duty cycle of steered current pulses approximate 25% in Fig. 7(a).

With sinusoidal clocks, the current-steering switches turn on slowly, and their resistance gradually becomes low over time. As shown in Fig. 7(a), the signal current from the Gm-stage always sees one path with lower resistance than the other three because of the relative voltage difference between the current-steering clocks. Therefore, the current pulse steered to each




Fig. 8. Complete chip block diagram, with BW requirements indicated.

sub-sampler has a width of around a quarter of the clock period and an amplitude equal to the input signal current. Meanwhile, as shown in Fig. 6(a), with sinusoidal clocks, when the sub-sampler starts to receive signal current, the reset clock starts to fall from its peak, resulting in increasing resistance and less current being conducted on the virtual ground in the O-phase. Eventually, the integration time is a quarter of the clock period.

Fig. 7(b) shows the simulated samplers' bandwidth concerning clock slew rates. Combining both opposite effects brought by R-S-AND and S-S-AND operations in the proposed solution makes the equivalent integration time window per sub-sampler, and hence the sub-sampler bandwidth, independent of clock slew rate.

IV. CIRCUIT DESIGN

The complete block diagram of the chip is shown in Fig. 8. The data path consists of an input stage, a sampler core, and four output stages. The input stage comprises a broadband input-matching network and an input buffer. The sampler core is formed by a Gm-stage and four sampling switches (SW). According to Fig. 1, the input stage and the sampler core are high-speed blocks, requiring bandwidths of up to $F_s/2$, 128 GHz at 256 GS/s. In contrast, the output stages need bandwidths above $F_s/8$, 32 GHz at 256 GS/s. However, the achievable bandwidth of the sample core is limited by its integration time, which is 112 GHz at 256 GS/s. The clock distribution path converts the single-ended clock inputs to the final 50% duty-cycle quadrature clock outputs at 50, 56, and 64 GHz.

A. Input Stage

According to (6), the sampler core features a theoretical bandwidth of 88, 98.6, and 112 GHz at 200, 224, and 256 GS/s, respectively. Hence, the input stage should be designed with a 3-dB bandwidth above 112 GHz while maintaining a low peaking. However, as shown in Fig. 9, the capacitance originating from the RF pads, electrostatic discharging (ESD) diodes, and layout routing accumulates to 80 fF, limiting the achievable bandwidth to 40 GHz if there is no dedicated input matching network. The ESD




Fig. 9. Data path schematic. The emitter width and length are 70 and 900 nm for all bipolars. N_x is the number of bipolar in parallel in one transistor. M is the multiplier of the transistor.




Fig. 10. Photograph of the input matching network from the die micrograph.

protection range is -3.4 – 3.4 kV for the human body model. A customized input matching network in this work was implemented as an artificial transmission line by distributing capacitance among high- Q inductors to reduce high-frequency signal return loss, Sdd11, and improve the bandwidth of the input stage as a result.

The chip was designed in a technology with six copper metal layers: four thin and two thick copper layers. All the input matching inductors were implemented using the top two thick copper layers (metal 5 and metal 6) with low sheet resistance to minimize the ohmic loss. Fig. 10 shows a photograph of the input matching network from the die micrograph. The vertical distance of inductors to the high-resistance substrate and the horizontal clearance of inductors to well-grounded surrounding ground planes are 8 and >20 μm , respectively, to minimize the high-frequency signal loss caused by the eddy current. L_1 and L_2 are implemented as square-shaped spiral inductors with only 1.5 turns to reduce the capacitance due to the overlaps between the spiral and the center-tap underpass and to alleviate the proximity effect [31], enhancing their self-resonance frequencies. L_3 has a low inductance and was designed as a straight line. Three air bridges using the lowest metal layer (metal first) were routed to connect the inductors' left and right side ground planes to reduce the impact of the parasitic slotline mode due to the asymmetry of the finite-ground planes [32], [33]. Fig. 11(a) and (b) presents the simulated inductance and Q -factor of L_1 , L_2 , and L_3 . It shows the self-resonance frequencies of these inductors are all above 100 GHz.

The inductance of L_1 , L_2 and L_3 was chosen considering the capacitance close to them to achieve a characteristic




Fig. 11. (a) Electromagnetic simulated inductance and (b) Q -factor of L_1 , L_2 , and L_3 . (c) Comparison of the measured (with probed data input, vector network analyzers (VNA) measurement) and the simulated differential input reflection, Sdd11. (d) Postlayout simulated input-stage transfer functions with different inductor configurations.

impedance of 50 Ω of the artificial transmission line. A parasitic capacitor with larger capacitance is always accommodated with an inductor with higher inductance. Fig. 11(c) compares the simulated and the measured differential input reflection, Sdd11. The measured Sdd11 agrees with the simulated result, and it stays below -9.7 dB for frequencies up to 70 GHz. Fig. 11(d) shows the simulated transfer functions of the input stage with a 150-pH OFF-chip wirebond (WB) inductor. The 3-dB bandwidth of the input stage is improved from 59 to 92 GHz by using L_1 , L_2 , and L_3 . Another parasitic inductor from layout, L_4 , between the input buffer and the Gm-stage with an inductance of 71 pH boosts the gain between 30 and 110 GHz and enhances the bandwidth beyond 110 GHz with a maximum peaking gain of 1.46 dB at 70 GHz.

B. Sampler Core

The sampler core was designed using the schematic and timing scheme shown in Fig. 5, targeting a sampling rate beyond 200 GS/s. In the current mode sampler, the single-ended and differential swings of the sampler core output are dominated by the capacitance of the sampling capacitor C_H . Fig. 12 presents a simulated example of the single-ended and differential outputs at 200 GS/s with varying sampling capacitance. As shown in Fig. 12(a), before every signal acquisition, the reset operation pulls up the single-ended outputs to a common mode voltage of 2.76 V. Then, the signal current from the Gm-stage pulls down the single-ended outputs in the integration phase. Integration is a linear operation, and the difference of the single-ended outputs at the end of the integration phase is linearly proportional to the input signal level. As defined in (5) and shown in Fig. 12(b), a smaller sampling capacitor results in a higher differential output swing and a higher single-ended output swing. A larger single-ended output swing means more emitter voltage drop of reset switches, i.e., Q_5 and Q_6 in Fig. 5. The more the emitter voltage drops, the more difficult it is for the reset switches




Fig. 12. Simulated sampler core single-ended output waveforms (top two figures) and differential output waveforms (bottom two figures) for $F_{in} = 7$ GHz, $f_{clk} = 50$ GHz, (a) with a C_H of 80 fF and (b) with a varying sampling capacitor C_H of CH<0>. The input signal swing is 500 mVppd. The quadrature clocks are ideal 50% duty-cycle sine-wave clocks with a swing of 600 mVppd.




Fig. 13. (a) Simulated sampler core output waveform of sub-sampler CH<0> with $F_{in} = 7$ GHz at 50 GS/s and (b) transfer functions with different clock amplitudes at 200 GS/s ($f_{clk} = 50$ GHz). The input signal swings at all frequencies are 500 mVppd. The clock is fully sinusoidal.

to be in OFF-state in the hold phase and the earlier hold-to-reset mode transition for non-square-wave clocks. In addition, large single-ended (common mode) variations also stress the output stage. Therefore, a sampling capacitor with 80 fF capacitance was designed to balance the output swing, hold time, input-referred noise [26], and power consumption of the clock drivers and the output stages.

The swing of the clock should be large enough to ensure the four operations of the sub-sampler are being performed well. Otherwise, the sampler's gain, bandwidth, and hold time will be degraded. Fig. 13(a) shows an example of the simulated sampled output of CH<0> with varying clock swings. It shows that when the clock swing is too low, i.e., Clk Amp = 0.2 V, the hold time disappears because the reset switches Q_5 and Q_8 cannot be turned off in the hold phase. Fig. 13(b) presents the simulated sampler's transfer function regarding different clock swings. It shows a stronger clock results in a higher input signal tracking bandwidth, but the improvement gets smaller when the clock amplitude exceeds 0.3 V. However, a higher clock swing means a higher power consumption of the clock drivers. Eventually, considering the tracking bandwidth, hold time, and power consumption, the final clocks that directly drive the sampler were designed with an amplitude of 0.35 V at 50 GHz.




Fig. 14. (a) Timing diagram with a skew between I and Q clocks and (b) simulated sampler differential output waveforms with a 2-ps skew between clk_{0° and clk_{90° for $F_{in} = 7$ GHz, $F_s = 200$ GS/s. The input signal swing is 500 mVppd. The clocks are ideal 50% duty-cycle sine-wave clocks with a swing of 700 mVppd.

Timing mismatches among sub-samplers introduces interleaving spurs in the final recombined result, which can dominate the spurious-free dynamic range (SFDR) performance. One timing mismatch in the proposed timing scheme is the phase mismatch of the I and Q clocks. Fig. 14(a) exhibits an example of the timing sequence where the leading time of clk_{0° is less than a quarter of the clock period. It shows that the timing mismatch between the I and Q clocks changes the shares of the operations in the sub-samplers. Ideally, the changes are the same in all even or odd channels, which means no mismatch between CH<0> and CH<2>, and no mismatch between CH<1> and CH<3> if there is only I and Q clock phase mismatch. This can be observed from the sampler outputs in Fig. 14(b), where there is a 2-ps skew between the clk_{0° and clk_{90° . By tuning the phase difference between the I and Q clocks, the gain, bandwidth, and hold time can be optimized in the two 180° phase-shifted sub-sampling channels when the sampler is used in a 1–2 mode. In a real data communication system, the sampler's input might have a small open eye, and the two 180° phase-shifted sub-samplers can be configured to observe (or sample) only the eye open range.

Nevertheless, due to the circuits' device mismatch, common-mode level, and swing differences of the clock buffers, there will be clock timing mismatches among all sub-samplers. These should be minimized, as they will introduce gain and bandwidth mismatches in the proposed solution.

C. Output Stage

The output stage includes a pair of pseudo-differential 5-mA output emitter followers (EFs), a 27-mA differential 50 Ω output driver (OD) with emitter degeneration resistors, and an output matching network implemented by splitting the ESD devices and RF pads in between the transmission lines, as shown in Fig. 9. The EFs and OD were designed to be capable of handling the single-ended and differential output swings of the sampler core as shown in Fig. 12. A 180-pH inductor, L_5 , was implemented and connected in series with the tail current in the OD to improve the high-frequency common-mode rejection ratio (CMRR). According to Fig. 1, the output stage needs a 3-dB bandwidth of above $F_s/8$, 32 GHz




Fig. 15. (a) Schematics of the active balun, (b) last stage clock driver, and (c) simulated clock path output waveforms.

at 256 GS/s. To observe a high-quality demultiplexed eye, the output stage was finally designed with a 3-dB bandwidth of 48 GHz and a low-frequency gain of 4 dB.

D. Clock Path

The quadrature clock delivery path shown in Fig. 8 consists of active baluns and clock drivers. The active balun converts the single-ended 50% duty-cycle clock input to differential outputs. The following three-stage clock drivers continue to suppress the common mode difference between the 0° and 180° or 90° and 270° clocks. A 2.5-V supply powers the clock path except for the four last-stage clock drivers. The last stage clock driver determines the clock swing that is directly applied to the sampler core. It is designed as a differential amplifier powered by a 3.3-V supply with a single-ended output swing of 0.7 V_{pp} at 50 GHz. Fig. 15 shows the schematics of the active balun and the last stage clock driver and the simulated clock waveforms that are applied to the sampler core. The dc voltages of the final reset and current-steering clocks were biased at 3.3 and 2.5 V, respectively.

V. MEASUREMENT RESULTS

Figs. 16 and 17 present the measurement setup and the die micrograph. The die measures 2.07×1.44 mm. The chip was first characterized with measurements using single-tone sinusoidal input signals to determine its frequency response and dynamic performances, i.e., SNR, signal-to-distortion ratio (SDR), SFDR, and signal-to-noise-and-distortion ratio (SNDR). Eventually, to mimic a real-world use case, the data input signal was replaced with large signals of PRBS-15 non-return-to-zero and pulse-amplitude-modulation-4-level (NRZ and PAM-4). During all measurements, the chips' low-speed serial peripheral interface (SPI) and dc pads were wirebonded onto a print circuit board (PCB). For the high-speed paths, in the measurements with sinusoidal inputs, the chip clock input, data input and outputs were wirebonded on high-speed transmission lines on a PCB. In contrast, in the NRZ/PAM-4 measurements at 200, 224, and 256 GS/s, the data input was probed with a 67-GHz RF GSSG probe, while the clock and data outputs were still wirebonded to high-speed transmission lines. The chip consumed 1.3, 1.1, and 1.1 W in measurements at 200, 224, and 256 GS/s, respectively.




Fig. 16. Testbench schematic.




Fig. 17. Chip die micrograph and the measurement setup. In the measurements at 200 GS/s, an Anritsu MG3697C signal generator was used to provide the clock signal. While in the measurements at 224 and 256 GS/s, the signal generator was replaced by the SMA100B.

Figs. 16 and 17 show the measurement setup. An M8199B Arbitrary Waveform Generator (AWG) generated the input signals for all measurements. The chip outputs were connected to the sampling oscilloscope via remote sampling heads. A signal generator, a power amplifier, and two phase adjusters provided the quadrature clocks with a swing of around 0.4 V_{pp} at 50, 56, and 64 GHz. The clock inputs, data input, and data outputs were ac coupled through external dc blocks.

A. Single-Tone Sinusoidal Signal Measurement

The loss from the cables, the connectors, and the PCB data input transmission lines was measured and de-embedded to characterize the chip performances. The PCB data output transmission line was not pre-calibrated, and it performed as a low-pass filter with a loss of 3 and 8 dB at 25 and 50 GHz, respectively. An input sine-wave from 1.1 to 67 GHz was applied with a calibrated swing of 500, 580, and 620 mV_{ppd} at 200, 224, and 256 GS/s, respectively. Because of the lack of sampling heads (requiring eight same sampling heads, but only four were available), during the measurements, the two 180° phase-shifted outputs, i.e., Out<0> and Out<2>, were measured and captured simultaneously, and then the other two 180° phase-shifted outputs were captured with everything else remained unchanged, just by swapping the sampling heads




Fig. 18. (a) Measured chip output waveforms and (b) their low-pass filtered results for a 47-GHz 0.5-Vppd sinusoidal input at 200 GS/s.




Fig. 19. Offline data recombination and calibration procedures. This calibration method is only intended to observe the chip performance.




Fig. 20. (a) SNDR of the recombined results with varying time skew and (b) gain skew with $F_{in} = 47$ GHz at 200 GS/s.

between outputs. An auxiliary clock output from the first clock divider with a frequency of $F_s/8$ was used to monitor the clock and data alignment in these captured results.

The chip outputs were offline low-pass filtered and then recombined to observe the overall performance of the sampler. The LPF is a five-order Butterworth LPF with a bandwidth of $F_s/8$. Fig. 18 shows an example of the measured chip output waveforms and the low-pass filtered results with 47 GHz input sinusoidal signal at 200 GS/s. An offline calibration algorithm has been exploited to calibrate the dc offset, gain mismatch, and time skew originating from the sampler and PCB data output path. The calibration procedure is shown in Fig. 19. The re-sampling, calibration, and recombination aim to mimic the last step of the operation in Fig. 1, DSP, resampling, and recombination. It is performed by optimizing the delays and gains within a certain range to find a set of their values corresponding to the highest SNDR of the recombined result. The time and gain skews are defined as the optimized values minus/divided by the corresponding theoretical values. Fig. 20 shows an example of the optimized SNDR with varying delays and gains when combining the measured results of 47 GHz input sinusoidal signal at 200 GS/s. The optimized delays of Out<1>, Out<2> and Out<3> against Out<0> are 6.7, 12, and 17.2 ps, whereas their theoretical values are 5, 10,

and 15 ps, respectively. Similarly, their optimized gains are 1.08, 1.02, and 1.04, corresponding to a difference of less than 0.8 dB compared with their theoretical unit gain. Fig. 21 shows the timing mismatch between the optimized and the ideal values at 200, 224, and 256 GS/s and for most frequency points, the delay mismatch stayed within ± 2.5 ps. However, it should be noted that one of the biggest contributors to the timing mismatch in Fig. 21 is the PCB output transmission line and cables connected to it (TR70, length = 75 mm, phase matching = ± 2 ps, [34]) and there were two different TR70s with the same standard used to capture the four outputs. It is also difficult to de-embed the phase mismatch of the two TR70s (eight separate cables) as the sampling heads must be reconnected to the TR70s for every frequency point measurement, resulting in a possible phase change of the TR70s.

Fig. 22 depicts the spectra of the offline recombined results with input frequencies of 47 at 200 GS/s, 29.1 GHz at 224 GS/s, 1.1 and 67 GHz at 256 GS/s. For the 47-GHz input at 200 GS/s, the highest harmonic is its third harmonic (HD3), located at 59 GHz. In contrast, for the 29.1-GHz input at 224 GS/s and 67.1 GHz at 256 GS/s, the highest harmonics are from their second harmonic (HD2), located at 109.8 and 121.8 GHz, respectively.

The measured chip frequency responses are represented by the fundamental tone amplitudes over frequencies and shown in Fig. 23(a) and (c). The recombined and de-embedded results in Fig. 23(a) and (c) show the chip achieves a 3-dB bandwidth beyond 67 GHz at 200, 224, and 256 GS/s. The measured transfer function at 200 GS/s is compared to the postlayout simulation results. The recombined and de-embedded transfer function indicates a 3-dB bump near 25 GHz at 200 GS/s, caused by the finite roll-off of the low-pass filter. Fig. 23(b) depicts the transfer function mismatch of Out<1>, Out<2> and Out<3> against Out<0> at 200 GS/s, and it shows the mismatches stay within 2 dB.

Fig. 24 presents the measured chip dynamic performances before recombination at 200 GS/s. The SNR of the four outputs is above 30 dB for most input frequency points. Regarding the linearity, the HD3 dominates the SDR of the non-recombined outputs. However, the SDR of the input signal source shown as the reference, AWG, limits the SDR of the sampler outputs for input frequencies around 25 GHz at 200 GS/s. The measured SNDR matches well with the SNDR of the input signal for the non-recombined results, but there is a clear difference compared with the simulated results for input frequencies between 10 and 40 GHz at 200 GS/s.

Fig. 25 shows the recombined results at 200, 224, and 256 GS/s. The SNDR of the recombined results records 30.3–34.1 dB, 27.8–30 dB, and 30–33 dB for frequencies from 1.1 to 17.1 GHz, 19.1 to 37.1, and 39.1 to 67 GHz, respectively, at 200 GS/s. This corresponds to an ENOBs of 4.3–5.4 bits. Fig. 25(b) and (c) shows the recombined results with and without calibration at 224 and 256 GS/s, respectively. At 224 Gs/s, the chip measured an SNDR of 25–36.3 dB, which equals an ENOB of 3.9–5.7 bits from 1.1 to 67.1 GHz. For 256 GS/s, the measured SNDR and the corresponding




Fig. 21. Delay mismatch between the optimized values and the ideal values, including cable mismatch (+/-2 ps [34]), at (a) 200, (b) 224, and (c) 256 GS/s.




Fig. 22. Spectra of the offline recombined results with $F_{in} = 47$ GHz at 200 GS/s, $F_{in} = 29.1$ GHz at 224 GS/s, and $F_{in} = 1.1$ GHz, 67.1 GHz at 256 GS/s. The power of the fundamental tone, noise, and harmonics is shown with their amplitudes in dB scale, where an amplitude = 0.1 V, equals -20 dBV.




Fig. 23. Measured output waveform fundamental tone amplitude (from FFT spectra, i.e., Fig. 22) over frequencies at 200, 224, and 256 GS/s. (a) and (b) Measured results at 200 GS/s. (c) Presents the recombined and de-embedded results at 224 and 256 GS/s and they were compared with the results at 200 GS/s at the same input frequency points. In Fig. 22(a), the recombined (Trace A) curve is overlapped with the curve of Out<0>.




Fig. 24. Measured dynamic performances of non-recombined outputs with 500 mVppd input at 200 GS/s. (a) SNR, (b) SDR, and (c) SNDR.

ENOB amount to 22.3–39.2 dB and 3.4–6.2 bits, respectively. For the recombined results without any calibration, the SNDR stayed above 20 dB for most frequency points. Similar to 200 GS/s, the measured SNDR at 224 and 256 GS/s is still




Fig. 25. Measured dynamic performances of recombined outputs with 500, 580, and 620 mVppd input at (a) 200, (b) 224, and (c) 256 GS/s, respectively.




Fig. 26. Measured eye diagrams without post-processing at 100, 112, 200, 224, and 256 GS/s. (a) and (b) Measured in 1–4 mode using a fully wirebonded assembly. (c)–(f) Measured in 1–2 mode using an assembly with a probed data input (with a 67-GHz GSSG probe) and wirebonded outputs. (a) 100 Gbaud input at 100 GS/s. (b) 112 Gbaud input, at 112 GS/s. (c) and (d) 100 Gbaud inputs at 200 GS/s. (e) 112 Gbaud input at 224 GS/s. (f) 128 Gbaud input at 256 GS/s.

limited by the signal applied to the chip, which is shown as the reference SNDR in Fig. 25(a).

B. NRZ/PAM-4 Measurement

The analog demultiplexing functionality of the sampling front-end is shown in Fig. 26 with PRBS-15 NRZ/PAM-4 measurements in 1–4 and 1–2 modes at F_s from 100 to 256 GS/s. In the 1–4 mode, the clock and the input data were aligned with 1 UI delay between sub-samplers to ensure all four sub-samplers sampled the correct input eyes and the outputs were quarter-rate eye diagrams. While working in 1–2 mode, two 180° phase-shifted sub-sampling channels are aligned with the input data, resulting in two half-rate output eye diagrams, while the other two channels capture the input signal crossings. The eye diagrams shown in Fig. 26 are results without DSP, equalization, or calibration. The loss from the data input probe [see Fig. 26(c)–(f)] was not pre-calibrated, and the real eyes applied to the chip are relatively closed compared with the eyes shown as the inputs, especially for the measurement with 128 Gbaud input at 256 GS/s.

C. Performance Comparison

Table I summarizes the performances of the sampling front-end and compares it against the published works. The




Fig. 27. Chip power breakdown working at 200 GS/s. The power consumption of the clock drivers was optimized to 0.55 W at 224 and 256 GS/s.

chip achieved the highest sampling rate, the highest measured 3-dB analog input bandwidth, and recorded over 30 dB SNDR of the final recombined results for frequencies from 39 to 67 GHz at 200 GS/s. The chip is the first to demonstrate both non-combined and re-combined results to fully characterize a time-interleaved sampler. It also demonstrates a high power efficiency, the best among all implementations having four output 50Ω drivers for 1–4 analog demultiplexing

TABLE I
PERFORMANCE COMPARISON WITH OTHER STATE-OF-THE-ART SAMPLING FRONT-ENDS

Sampling mode	This work			[14] JSSC'2021	[15] JSSC'2022	
	Current-mode			Current-mode	Voltage-mode	
F_s (GS/s)	4 x 50 = 200	4 x 56 = 224	4 x 64 = 256	4 x 32 = 128	4 x 32 = 128	4 x 50 = 200
Analog input Bandwidth	>67	>67	>67	36	57	20
Output power (dBm) @ Diff Zout = 100 Ω	-12.2 @ 1.1 GHz Input=0.5 Vppd	-12.6 @ 1.1 GHz Input=0.58 Vppd	-13.1 @ 1.1 GHz Input=0.62 Vppd	-15 @ 14 GHz Input=0.5 Vppd	-17.8 @ 1 GHz Input=0.5 Vppd	-16 @ 1 GHz Input=0.5 Vppd
SNR or SNDR (dB) @ F_{in} (GHz) Non-Recombined	35 @ 1.1 34 @ 47	37.9 @ 1.1 29.9 @ 47.1	40.6 @ 1.1 26.9 @ 47.1	28 @ 2 22 @ 50 , SNDR	20 @ 1 10 @ 53 , SNR	<10 @ 1 <0 @ 20 , SNR
SNDR (dB) @ F_{in} (GHz) Recombined	34.1 @ 1.1 33.2 @ 47 30 @ 67	36.3 @ 1.1 29.8 @ 47.1 28.1 @ 67.1	39.2 @ 1.1 25 @ 47.1 29.9 @ 67.1	N.A.	N.A.	N.A.
SFDR (dB) @ F_{in} (GHz) Recombined	41 @ 1.1 40 @ 47 36.8 @ 67	45.5 @ 1.1 38.7 @ 47.1 36.1 @ 67.1	49.2 @ 1.1 29.8 @ 47.1 34.9 @ 67.1	N.A.	N.A.	N.A.
Bit rate (Gb/s)	200	224	256	N.A. ^a	N.A.	N.A.
Power supply (V)	3.3/2.5			4.6/3.3	4.85	
Power consumption (W)	1.3	1.1	1.1	3.6	3.5	
Efficiency (pJ/sample)	6.5	4.9	4.3	28.1	27.3	17.5
Technology f_T/f_{MAX} (GHz)	130-nm SiGe BiCMOS 350/450			90-nm SiGe BiCMOS 300/480	90-nm SiGe BiCMOS 300/480	

^a Only eye-diagrams with off-line DSP.

usages [14], [15]. Fig. 27 summarizes the power breakdown of the complete chip. The current-mode logic (CML)-based clock drivers consume more than 50% of the total power. This is also the first published demonstration of analog demultiplexing functionality on 100, 112, and 128 Gbaud NRZ/PAM-4 input at 200, 224, and 256 GS/s without DSP, respectively.


VI. CONCLUSION

This article presents a 1–4 time-interleaved current-mode sampler operating at a sampling rate of up to 256 GS/s, the highest in silicon-based samplers. Because of the proposed clock strategy, the analog input signal tracking bandwidth of the sampler is insensitive to the clock slew rate. Targeting a high input bandwidth, the chip was implemented with a broadband input matching network with a measured return loss lower than -9.7 dB for frequencies up to 70 GHz. The chip measured an input signal tracking bandwidth beyond 67 GHz and an SNDR of more than 27.8, 25, and 22.3 dB for frequencies from 1.1 to 67 GHz of the final offline recombined results at 200, 224, and 256 GS/s. Thanks to the use of only 50% duty-cycle clocks, the complete chip consumes a power consumption of 1.1 W, resulting in a power efficiency of 4.3 pJ/sample at 256 GS/s. In the NRZ/PAM-4 measurement, the chip demultiplexed the high-speed input to quarter-rate or half-rate outputs, best among the SiGe 1–4 samplers. This article reports a sampler that achieved the best SNDR, the highest input bandwidth, and the best power efficiency among the reported 1–4 samplers with four outputs at up to 256 GS/s.

REFERENCES

- [1] S. Kumagai et al., "A shunt-feedback TIA with common-base variable gain input stage for 128-Gbaud coherent communication," in *Proc. IEEE BiCMOS Compound Semiconductor Integr. Circuits Technol. Symp. (BCICTS)*, Monterey, CA, USA, Oct. 2023, pp. 163–166.
- [2] R. L. Nguyen et al., "18.4 A 200GS/s 8b 20fJ/c-s receiver with >60 GHz AFE bandwidth for 800Gb/s optical coherent communications in 5nm FinFET," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2024, pp. 344–346.
- [3] Y. Segal et al., "A 1.41pJ/b 224Gb/s PAM-4 SerDes receiver with 31dB loss compensation," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, vol. 65, San Francisco, CA, USA, Feb. 2022, pp. 114–116.
- [4] R. L. Nguyen et al., "8.6 A highly reconfigurable 40-97GS/s DAC and ADC with 40 GHz AFE bandwidth and Sub-35fJ/conv-step for 400Gb/s coherent optical applications in 7nm FinFET," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2021, pp. 136–138.
- [5] L. Kull et al., "A 24-to-72GS/s 8b time-interleaved SAR ADC with 2.0-to-3.3pJ/conversion and 30dB SNDR at Nyquist in 14nm CMOS FinFET," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 358–360.
- [6] A. S. Yonar et al., "An 8-bit 56GS/s 64x time-interleaved ADC with bootstrapped sampler and class-AB buffer in 4nm CMOS," in *Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)*, Jun. 2022, pp. 168–169.
- [7] S. Kiran et al., "A 56 GHz receiver analog front end for 224Gb/s PAM-4 SerDes in 10nm CMOS," in *Proc. Symp. VLSI Circuits*, Jun. 2021, pp. 1–2.
- [8] T. Ali et al., "6.2 A 460 mW 112Gb/s DSP-based transceiver with 38dB loss compensation for next-generation data centers in 7nm FinFET technology," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2020, pp. 118–120.
- [9] H. Lin et al., "A 4x112 Gb/s ADC-DSP based multistandard receiver in 7nm FinFET," in *Proc. IEEE Symp. VLSI Circuits*, Honolulu, HI, USA, Jun. 2020, pp. 1–2.
- [10] A. Varzaghani et al., "A 1-to-112Gb/s DSP-based wireline transceiver with a flexible clocking scheme in 5nm FinFET," in *Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)*, Honolulu, HI, USA, Jun. 2022, pp. 26–27.
- [11] J. Im et al., "A 112-Gb/s PAM-4 long-reach wireline transceiver using a 36-way time-interleaved SAR ADC and inverter-based RX analog front-end in 7-nm FinFET," *IEEE J. Solid-State Circuits*, vol. 56, no. 1, pp. 7–18, Jan. 2021.
- [12] M.-A. LaCroix et al., "8.4 A 116Gb/s DSP-based wireline transceiver in 7nm CMOS achieving 6pJ/b at 45dB loss in PAM-4/duo-PAM-4 and 52dB in PAM-2," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2021, pp. 132–134.
- [13] X.-Q. Du et al., "A 112-GS/s 1-to-4 ADC front-end with more than 35-dBc SFDR and 28-dB SNDR up to 43-GHz in 130-nm SiGe BiCMOS," in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Boston, MA, USA, Jun. 2019, pp. 215–218.

- [14] P. Thomas, T. Tannert, M. Grözing, M. Berroth, Q. Hu, and F. Buchali, “1-to-4 analog demultiplexer with up to 128 GS/s for interleaving of bandwidth-limited digitizers in wireline and optical receivers,” *IEEE J. Solid-State Circuits*, vol. 56, no. 9, pp. 2611–2623, Sep. 2021.
- [15] P. Thomas, J. Finkbeiner, M. Grözing, and M. Berroth, “Time-interleaved switched emitter followers to extend front-end sampling rates to up to 200 GS/s,” *IEEE J. Solid-State Circuits*, vol. 57, no. 9, pp. 2599–2610, Sep. 2022.
- [16] N. Weiss, G. Cooke, P. Schvan, P. Chevalier, A. Cathelin, and S. P. Voinigescu, “200-GS/s ADC front-end employing 25% duty cycle quadrature clock generator,” in *Proc. IEEE 47th Eur. Solid State Circuits Conf. (ESSCIRC)*, Sep. 2021, pp. 483–486.
- [17] M. Nagatani, “110-GHz-bandwidth InP-HBT AMUX/ADEMUX circuits for beyond-1-Tb/s/ch digital coherent optical transceivers,” in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2022, pp. 1–8.
- [18] Keysight Technologies. *Infiniium UXR-Series Oscilloscopes*. Accessed: May 11, 2021. [Online]. Available: <https://assets-us-01.kc-usercontent.com/ecb176a6-5a2e-0000-8943-84491e5fc8d1/318f257e-8396-41b3-9f0d-62694d13945c/Keysight%20Infiniium%20UXR-Series%20Oscilloscopes%20Data%20Sheet.pdf>
- [19] G. Cooke, N. Weiss, P. Schvan, P. Chevalier, A. Cathelin, and S. P. Voinigescu, “Track and hold amplifier investigation for 100-GHz bandwidth, 200-GS/s ADC front ends,” *IEEE Solid-State Circuits Lett.*, vol. 5, pp. 54–57, 2022.
- [20] S. Yamanaka, K. Sano, and K. Murata, “A 20-Gs/s track-and-hold amplifier in InP HBT technology,” *IEEE Trans. Microw. Theory Techn.*, vol. 58, no. 9, pp. 2334–2339, Sep. 2010.
- [21] M. Buck, M. Grazing, M. Berroth, M. Epp, and S. Chartier, “A 6 GHz input bandwidth $2 V_{pp-diff}$ input range 6.4 GS/s track-and-hold circuit in 0.25 μm BiCMOS,” in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Seattle, WA, USA, Jun. 2013, pp. 159–162.
- [22] P. Thomas et al., “An adaptable 6.4–32 GS/s Track-and-Hold amplifier with track-mode masking for high signal power applications in 55 nm SiGe-BiCMOS,” in *Proc. IEEE BiCMOS Compound Semiconductor Integr. Circuits Technol. Symp. (BCICTS)*, San Diego, CA, USA, Oct. 2018, pp. 60–63.
- [23] P. Thomas, M. Grözing, and M. Berroth, “32-GS/s SiGe Track-and-Hold amplifier with 58-GHz bandwidth and -64-dBc to -29-dBc HD₃,” in *Proc. 27th IEEE Int. Conf. Electron., Circuits Syst. (ICECS)*, Nov. 2020, pp. 1–4.
- [24] P. Thomas, M. Grözing, and M. Berroth, “64-GS/s 6-bit track-and-hold circuit with more than 61 GHz bandwidth at 1.0 vpp input voltage swing in 90-nm SiGe BiCMOS technology,” in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2021, pp. 1–4.
- [25] J. Li, H. Wu, N. Ning, S. Wu, and R. Guo, “An improved switched-emitter-follower for high-resolution GS/s-rate track-and-hold amplifiers,” in *Proc. IEEE Int. Nanoelectronics Conf. (INEC)*, May 2016, pp. 1–2.
- [26] G. Xu and J. Yuan, “Performance analysis of general charge sampling,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 52, no. 2, pp. 107–111, Feb. 2005.
- [27] G. Manganaro, “An introduction to high sample rate Nyquist analog-to-digital converters,” *IEEE Open J. Solid-State Circuits Soc.*, vol. 2, pp. 82–102, 2022.
- [28] Tektronix. *DPO70000SX Series Datasheet*. Accessed: Apr. 11, 2023. [Online]. Available: <https://download.tek.com/datasheet/DPO70000SX-Datasheet-EN-11Apr23.pdf>
- [29] M. J. M. Pelgrom, “Time-interleaving,” in *Analog-to-Digital Conversion*. Cham, Switzerland: Springer, 2021.
- [30] S. Niu, J. Lambrecht, M. Verplaetse, and X. Yin. *A Circuit and a Method for Sampling an Analog Signal, Patent Application*. Accessed: Jan. 26, 2023. [Online]. Available: <https://patentimages.storage.googleapis.com/31/b7/76/a5927cb6890e7c/WO2023001715A1.pdf>
- [31] J. Sathyaesree, V. Vanukuru, D. Nair, and A. Chakravorty, “Compact modeling of proximity effect in high- Q tapered spiral inductors,” *IEEE Electron Device Lett.*, vol. 39, no. 4, pp. 588–590, Apr. 2018.
- [32] C.-Y. Lee, Y. Liu, and T. Itoh, “The effects of the coupled slotline mode and air-bridges on CPW and NLC waveguide discontinuities,” *IEEE Trans. Microw. Theory Techn.*, vol. 43, no. 12, pp. 2759–2765, Dec. 1995.
- [33] G. E. Ponchak, J. Papapolymerou, and M. M. Tentzeris, “Excitation of coupled slotline mode in finite-ground CPW with unequal ground-plane widths,” *IEEE Trans. Microw. Theory Techn.*, vol. 53, no. 2, pp. 713–717, Feb. 2005.
- [34] *TR70 Spec*. Accessed: Sep. 9, 2019. [Online]. Available: <https://www.ardentconcepts.com/wp-content/uploads/2020/01/TR70-RA-16x2-2.54-XXXX-1.pdf>



Shengpu Niu received the B.Sc. and M.Sc. degrees in electronic engineering from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2015 and 2018, respectively. He is currently pursuing the Ph.D. degree with the IDLab Design Group, Department of Information Technology, Ghent University—imec, Ghent, Belgium.

In 2018, he joined the IDLab Design Group, Department of Information Technology, Ghent University—imec. His research interests include designs of high-speed and wideband transceivers for wireline applications.



Joris Lambrecht (Member, IEEE) received the Ph.D. degree in electrical engineering from Ghent University, Ghent, Belgium, in 2019, with a focus on high-speed transimpedance amplifiers.

Since 2020, he has been with imec, Ghent, as a Senior Researcher, working on high-speed analog and mixed-signal IC design. His research interests include digital-to-analog conversions (DACs), analog-to-digital conversions (ADCs), transceiver front-ends, and photonic integrated circuits (PICs) for high-speed optical/electrical transceivers.




Cheng Wang received the B.Sc. degree in microelectronics from Xidian University, Xi'an, China, in 2017, and the M.Sc. degree in microelectronics from Fudan University, Shanghai, China, in 2020. He is currently pursuing the Ph.D. degree with the IDLab Design Group, Ghent University (UGent)—imec, Ghent, Belgium, for researching and developing burst mode receivers for high-speed passive optical network (PON) and optical switching applications.

From 2018 to 2020, he was an Analog IC Design Engineer Intern with PhotonIC, Shanghai, for SPAD based LiDAR transceivers. From 2020 to 2021, he was an Analog IC Design Engineer with Goodix, Shanghai. His research interests include photonic integrated circuits (PICs) and high-speed analog IC design.



Michiel Verplaetse (Member, IEEE) was born in Ghent, Belgium, in 1993. He received the M.Sc. and Ph.D. degrees in electrical engineering from Ghent University, Ghent, in 2016 and 2020, respectively, with a focus on high-speed analog equalization structures.

From 2016 to 2021, he was a part of the IDLab Research Group, imec, Ghent, focusing on analog design research in high-speed communication applications. In 2021, he joined the Fixed Networks Department, Nokia Bell Labs, Antwerp, Belgium, working on high-speed optical access systems and hardware design. He has authored and coauthored numerous peer-reviewed journals, conference papers, and patent applications.




Ye Gu received the M.Sc. degree in microelectronics and solid-state electronics from the University of Electronic Science and Technology of China, Chengdu, China, in 2015.

In 2019, he joined the IDLab Design Group, Ghent University—imec, Ghent, Belgium. His current research interests include high-speed transceiver and optical receiver design.



Gertjan Coudyzer (Member, IEEE) received the M.Sc. and Ph.D. degrees in electrical engineering from Ghent University, Ghent, Belgium, in 2014 and 2020, respectively.

He is currently a Senior Researcher with imec, Ghent, where his work primarily focuses on developing next-generation wireline transceivers, with a particular emphasis on burst-mode upstream transmission in optical access networks. His research encompasses both the analog front-end and the digital DSP back-end components of such systems.



Xin Yin (Senior Member, IEEE) received the Ph.D. degree in electronic engineering from Ghent University, Ghent, Belgium, in 2009.

Since 2007, he has been a Staff Researcher with imec, Leuven, Belgium. Since 2013, he has also been a Professor with the Department of Information Technology (INTEC), Ghent University. He was and is active in European and international projects, such as PIEMAN, EUROFOS, MARISE, C3PO, DISCUS, Phoxtrout, MIRAGE, SPIRIT, WIPE, Teraboard, STREAMS, PICTURE,

QAMeleon, 5G-PHOS, UniQom, PlasmoniAC, POETICS, NEBULA, BeQCI, QSNP, EQUO, MWP4SPACE, and GreenTouch Consortium. He has authored and coauthored more than 250 journals, book chapter, and conference publications in the field of high-speed electronics and fiber-optic communication. His research interests include high-speed opto-electronic circuits and transceiver subsystems for datacom/telecom/6G, ultralow-noise front-end, and mixed-signal integrated circuit design for neuromorphic and quantum applications.

Dr. Yin is a member of ECOC, OFC, and Optica APC Technical Program Committee (TPC). He has led a Team, including international researchers from imec, Bell Labs USA/Alcatel-Lucent, and Orange Labs France, which Won the GreenTouch 1000x Award in recognition of the invention of the Bi-PON protocol and sustained leadership.