

SiGe Channel Technology: Superior Reliability toward Ultra-Thin EOT Devices. Part II: Time-Dependent Variability in Nanoscaled Devices and Other Reliability Issues

Jacopo Franco *Student Member, IEEE*, Ben Kaczer, Maria Toledano-Luque, Philippe J. Roussel, Thomas Kauerauf *Member, IEEE*, Jerome Mitard, Liesbeth Witters, Tibor Grasser *Senior Member, IEEE*, Guido Groeseneken *Fellow, IEEE*

Abstract—Time-dependent variability of nanoscaled Si_{0.45}Ge_{0.55} pFETs with varying thicknesses of the Si passivation layer is studied. Single charge/discharge events of gate oxide defects are detected by measuring NBTI-like threshold voltage (V_{th}) shift relaxation transients. The impact of such individually charged defect on the device V_{th} is observed to be exponentially distributed. SiGe channel devices with a reduced thickness of their Si passivation layer show a reduced average number of active defects, and a reduced average impact per charged defect on the device V_{th} . Our model for the superior reliability of the SiGe channel technology previously proposed in Part I, which is based on the energy decoupling between channel holes and dielectric defects, is shown to explain also these experimental observations. Other reliability mechanisms such as $1/f$ noise, Body Biasing during NBTI, Channel Hot Carriers, and Time-Dependent Dielectric Breakdown, are also investigated. None of these mechanisms is observed to constitute a showstopper for the reliability of this promising novel technology.

Index Terms— $1/f$ noise, Body Bias, Channel Hot Carriers, Ge, NBTI, pMOSFET, Reliability, RTN, SiGe, TDDDB, Time-Dependent Variability.

I. INTRODUCTION

IN Part I we have shown that SiGe channel pMOSFETs can solve the Negative Bias-Temperature Instability (NBTI) issue for ultra-thin EOT devices [1]. A crucial effect of the Si passivation layer (cap) thickness was found, with thinner Si caps yielding a significant reliability improvement. Contrary to Si channel pMOSFETs, ultra-thin EOT (~0.7nm) SiGe channel devices optimized with a high Ge fraction (i.e. 55%), a thick quantum well (i.e. ~6-7nm) and a reduced Si cap thickness (i.e. <1nm) were demonstrated to qualify for 10 years of continuous reliable operation at nominal V_{DD} . We ascribed this superior NBTI robustness mainly to the reduced

interaction between channel holes and pre-existing dielectric defects thanks to a favorable channel Fermi level alignment shift. A simple mathematical implementation of this energy-based model was shown to excellently reproduce all the experimental observations there made [1].

However, those studies were performed on large area (10x1 μm^2) test devices, as customary for standard NBTI testing. On such large area devices, the random properties of many defects in the gate oxide (e.g., for a defect density of $\sim 10^{11}\text{cm}^{-2}$, one device contains $\sim 10^4$ defects) average out, yielding the same, well defined, BTI degradation curve on each device [2,3].

Conversely, recent works have shown that as the device geometries scale toward atomistic dimensions, the number of dopant atoms, as well as the number of dielectric defects in each transistor is reduced to numerable levels (e.g. for a defect density of $\sim 10^{11}\text{cm}^{-2}$, a 90x35 nm^2 device would include an average of *only 3 defects per device*). As an implication, *both* the fresh device parameters *and* the parameter *shifts* during operation become statistically distributed [2-5]. In other words, both a time-zero (i.e., as-fabricated) variability, and a considerable time-dependent variability (i.e., reduced reliability) arise.

As a consequence, the deterministic ‘average’ lifetime which is normally assessed on large area devices should be replaced by lifetime distributions [3,6]. This *time-dependent variability* (i.e. nanoscaled NBTI reliability) can be studied in terms of *statistical measurements of the charging and discharging of individual defects* [7-9]. We and others have recently shown that the properties of individual charged gate oxide defects can be directly observed and measured by looking at the individual discharge events visible in NBTI-like ΔV_{th} transients recorded on nanoscaled devices [3,5,10]. This approach recently led to the introduction of a novel defect characterization technique, the Time Dependent Defect Spectroscopy (TDDS, [11]).

For these reasons, in this work we focus on the NBTI of nanoscaled Si_{0.45}Ge_{0.55} pFETs and compare with the results obtained on large area devices. In particular, we assess the impact of individually trapped charges on the characteristics of SiGe devices with varying Si cap thicknesses, since this gate-stack parameter was found to be crucial for the standard NBTI

Manuscript received July 16, 2012. This work was supported in part by the European Commission under the 7th Framework Programme (Collaborative project MORDRED, contract No. 261868).

imec, Kapeldreef 75, 3001 Leuven, BELGIUM (phone: +32-16-28-1085; fax: +32-16-28-1214; e-mail: Jacopo.Franco@imec.be).

J. Franco and G. Groeseneken are also with the ESAT Dept., Katholieke Universiteit Leuven, BELGIUM.

T. Grasser is with the Technische Universität Wien, AUSTRIA.




Fig. 1 (a) Sketch of the gate stack of SiGe devices used in this work. (b) Band diagram in inversion: channel holes are confined into the SiGe QW due to the valence band offset (ΔE_v) between the SiGe channel and the Si cap.

reliability on large area devices [1]. The use of a SiGe channel is shown to offer a considerable reliability improvement also for deeply-scaled devices, which is expected to significantly alleviate the time-dependent variability issue. This aspect can be understood in the framework of our previously proposed model of reduced interaction between channel holes and pre-existing dielectric defects [1].

Finally, other reliability mechanisms including low-frequency ($1/f$) Noise, Body Biasing during NBTI, Channel Hot Carriers (CHC), and Time Dependent Dielectric Breakdown (TDDB) are also investigated and are observed not to constitute showstoppers for the SiGe technology.

The broad set of experimental results reported here confirms once again the SiGe channel pMOS technology as a leading candidate for further scaled CMOS technology nodes [12].

II. EXPERIMENTAL

$\text{Si}_{0.45}\text{Ge}_{0.55}$ pFETs with metallurgic length $L_{\text{eff}} \approx 35\text{nm}$ and width $W=90\text{nm}$ were used to study the NBTI reliability of deeply-scaled devices. The device gate stack consisted of a thin epitaxially grown SiGe channel, a Si cap with three different thicknesses in the range 0.65-2nm, a SiO_2 interfacial layer ($\sim 0.8\text{nm}$), an HfO_2 dielectric ($\sim 1.8\text{nm}$), and a TiN metal gate (Fig. 1). More information about the process can be found in [12,13]. It is important to note that, since the device-to-device variability is known to depend on the doping level in the channel [4,14], a beneficial effect is expected for SiGe




Fig. 2: (a) NBTI relaxation transients recorded on nanoscaled SiGe devices. For each device, multiple single defect discharge events are visible. (b) Weighted complementary Cumulative Distribution Function (CCDF) plot of the individual ΔV_{th} step heights observed on multiple (41) devices. Despite the intentionally undoped epitaxially grown SiGe channel, the ΔV_{th} step heights appear to be exponentially distributed [4], with an average value $\eta \approx 3.9\text{mV}$. The average number of defects per device, $\langle N_T \rangle$, can be easily read in this plot as the intersection of the distribution with the y-axis [6].

devices owing to their undoped epitaxially grown channel. Therefore, for correct benchmarking, a $\sim 8\text{nm}$ thick undoped Si channel layer was grown epitaxially as a part of the Si reference gate stack [15].

The properties of individual defects, which ultimately control the time-dependent variability of a technology, were studied by means of NBTI-like measurement. After a defect charging phase (i.e. a NBTI-like stress), the channel current relaxation transients (ΔI_D) were recorded at a sense gate voltage ($V_{G\text{sense}}$) equal to the threshold voltage of the fresh device (V_{th0}). The recorded ΔI_D transients were converted to ΔV_{th} relaxation transients using the initial I_D - V_G measurement of the fresh device as reference [16]. The experimental temperature was 25°C . A representative set of typical ΔV_{th} relaxation transients recorded on nanoscaled SiGe devices is shown in Fig. 2a.

III. RESULTS

A. Individual defect discharge events

As previously reported for Si devices [2,5], the total ΔV_{th} observed after the same NBTI-like stress strongly varies from device to device (Fig. 2a). For each device, a different number of individual discharge events (i.e. a different number of previously charged defects) are visible. Each individual discharge causes a well-defined ΔV_{th} step. The ΔV_{th} step heights collected together into a cumulative distribution plot appear exponentially distributed [Fig. 2b, PDF: $f(\Delta V_{th}, \eta) = \exp(-\Delta V_{th}/\eta)/\eta$], with the average ΔV_{th} step height η .

Individual discharge events causing ΔV_{th} step as large as $\sim 20\text{mV}$ are easily observed in the ΔV_{th} relaxation transients (probability of ~ 1 in ~ 240 observed defects, Fig. 2b). This value is about ~ 9 times larger than expected from the charge-sheet approximation $\eta_0 = q/C_{\text{ox}} = q \cdot t_{\text{ox}} / \epsilon_0 \epsilon_r W L_{\text{eff}}$, with t_{ox} being the capacitance-equivalent-thickness (CET) of the gate-stack (i.e. assuming the charged defect to be located at the channel interface) [17]. For comparison, it is worth to recall that the typical BTI failure criteria considered for process qualification range between 30 and 50mV of V_{th} shift. In other words, two such charged defects might already jeopardize the device reliability. Such anomalously large V_{th} shifts caused by single charged defects are ascribed to the intrinsic percolative nature of the current flow in nanoscaled devices, which is due to the non-uniform channel potential caused by Random Dopant Fluctuations (RDF) and other nanoscale issues as Line Edge Roughness, Metal Gate Granularity, etc. [4]. In the unlucky case of a gate oxide defect spatially located close to (i.e. on top) the critical point of a channel current percolation path, a single charge/discharge event can result in a significant change in the device current (i.e. observed in our experiment as a large ΔV_{th} step).

The time-dependent device-to-device variability has been described by means of the average number of active (i.e. charging/discharging) oxide defects, $\langle N_T \rangle$, and the average ΔV_{th} impact per defect, η , discussed above [6]. In order to estimate $\langle N_T \rangle$ and η for each gate stack studied here the same sequence including a charging phase and a relaxation transient




Fig. 3: The characteristic trap emission times and the corresponding ΔV_{th} caused by a single charged defect are clearly uncorrelated, just as observed recently for RTN defects [2,17,19]. (Note: the weak accumulation of several discharge events at 10ms is an artifact related to the measuring speed of the used instrument).

was repeated on a large set of nominally identical devices. The device set size was chosen to be large enough to capture the signatures of some hundred active defects for each gate stack (i.e. typically a few tens of devices, but up to 160 devices for SiGe devices with a reduced Si cap thickness). The ΔV_{th} steps observed in the relaxation traces were then collected into weighted complementary Cumulative Distribution Function (CCDF, see Fig. 2b) plots, and a Maximum Likelihood fit was performed in order to estimate the exponential distribution parameters η and $\langle N_T \rangle$.

This experimental technique is to a certain extent equivalent to standard Random Telegraph Noise (RTN) studies. For RTN measurements normally performed at low gate bias ($V_G \approx V_{th0}$), a large number of nanoscaled devices (up to thousands) are typically needed in order to capture the signature of a statistically significant number of oxide defects exchanging charges with the transistor channel [18]. Conversely, the experimental technique used here allows to maximize the number of observed defects per device, thanks to the preliminary charging (“perturbation”) phase during which oxide defects with deeper energy levels become accessible due to a high oxide electric field. As a consequence, a reduced device sample size is sufficient to collect a statistically significant dataset. In other words, the relaxation transients studied here can be interpreted as a non-steady state case of RTN, as discussed in [17,19-20]. Furthermore within this analogy, recent works have shown that the characteristic charging/discharging time of defects causing RTN are uncorrelated with the respective impact of each charged defect on the device characteristics [2,17,19]. This observation is confirmed by a typical set of ΔV_{th} step heights observed with our experimental technique on SiGe devices with a 2nm thick Si cap plotted against their respective discharge time (Fig. 3).




Fig. 4: (a) Large-area devices: the NBTI ΔV_{th} follows a power law with the stress time and with the stress gate voltage. (b) Nanoscaled devices: the average number of discharge events observed on each device (i.e. the average number of active traps per device $\langle N_T \rangle$) follows similar dependences.




Fig. 5: (a) Large area devices: SiGe channel pMOSFETs with a reduced Si cap thickness show reduced NBTI ΔV_{th} and a stronger field acceleration leading to further improvement at lower operating fields. (b) Nanoscaled devices: the same experimental observations apply to the average number of charging/discharging defects per device ($\langle N_T \rangle$). Note: very high equivalent oxide fields were needed for the preliminary charging phase in order to be able to observe active defects in SiGe devices with the thinnest Si cap ($\langle N_T \rangle$ as low as ~ 0.33 at 15MV/cm, i.e. one defect observed for every 3 measured devices).

B. Average number of active defects per device ($\langle N_T \rangle$)

The ΔV_{th} induced by NBTI in large area devices is known to approximately follow a power law with the stress time and with the stress gate overdrive voltage (Fig. 4a). Equivalently, for nanoscaled devices the average number of discharge events observed on each device after the charging phase is observed to follow similar power-law dependences (Fig. 4b, [21]).

As discussed in Part I [1], for large area devices we found that a reduced Si cap thickness on SiGe pFETs results in a significantly reduced ΔV_{th} at fixed stress conditions (Fig. 5a). In a similar way, a thinner Si cap yields a strong reduction of the average number of ΔV_{th} steps (i.e. average number of active defects $\langle N_T \rangle$) in nanoscaled devices (Fig. 5b). It is worth noting that very low $\langle N_T \rangle$ values (as low as ~ 0.33 for the short pre-charging time used here, i.e. only one defect observed per three measured devices) are observed for SiGe channel devices with the thinnest Si cap: such low $\langle N_T \rangle$ values complicate the experiment, requiring larger sample set (up to ~ 160 devices were used for this particular gate-stack) to observe a sufficient number of charging/discharging events. However, as discussed later, such low $\langle N_T \rangle$ values might still jeopardize the reliability of a fraction of device in a realistic device population (billions of devices).

C. Average ΔV_{th} impact per charged defect (η)

As mentioned above, the other parameter controlling the time-dependent variability of a given technology is η , i.e. the average ΔV_{th} impact per individual charged oxide defect. When looking at the weighted CCDF plots of the ΔV_{th} step heights observed on SiGe devices with two different Si cap thicknesses, a reduced η is found for the thinnest Si cap (Fig. 6, $\eta \approx 3.9$ mV for a 2nm Si cap and $\eta \approx 1.8$ mV for a 0.65nm Si cap). In order to benchmark more correctly the η values estimated on different gate stacks, a normalization of η for the expected ΔV_{th} per single charge calculated according to the charge sheet electrostatic approximation (see subsection A) is proposed. The normalized η/η_0 values for SiGe devices with different Si cap thicknesses and with two different thickness of




Fig. 6: Weighted *CCDF* plot of the ΔV_{th} step heights observed on SiGe devices with two different Si cap thicknesses. The average ΔV_{th} step height η is significantly reduced for the devices with the thinnest Si cap. Note also the reduced $\langle N_T \rangle$ (lower y-axis intercept).

Fig. 7: Extracted average ΔV_{th} step heights η for SiGe devices with different Si cap and for undoped Si channel devices, after a pre-charging phase at $E_{ox} \approx 12 \text{ MV/cm}$. SiGe devices with the thinnest Si cap show a significantly lower η ($\sim 2\times$). The observation is confirmed on SiGe devices with two different SiO_2 interfacial layer thicknesses. The red dashed line demarcates the benchmark value experimentally estimated on undoped Si channel ref. devices. The error bars on the estimated η values are related to the lower $\langle N_T \rangle$ observed for SiGe.

the SiO_2 interfacial layer are shown in Fig. 7 and benchmarked against a reference value measured on undoped Si channel devices. As discussed next, the observed reduction of η , combined with the reduced $\langle N_T \rangle$, promises a *significant improvement of the lifetime distribution of a realistic device population*.

Interestingly, also the emission time distributions (Fig. 8) appear to be shifted toward lower values for thinner Si cap, suggesting a faster oxide defect discharge at low gate bias for these gate stacks, i.e. a faster NBTI relaxation. We already made a similar observation for large area devices in [1]; as discussed below, this behavior is predicted by the energy-driven model we propose.

The above discussed experimental observations on nanoscaled SiGe devices with reduced Si cap thickness can be summarized as:

- 1) reduced average number of active oxide defects, $\langle N_T \rangle$;
- 2) stronger stress electric field dependence of $\langle N_T \rangle$;
- 3) reduced average ΔV_{th} impact per charged defect, η ;
- 4) reduced average trapped charge emission time.

IV. DISCUSSION: CONSEQUENCES ON THE TIME-DEPENDENT VARIABILITY

As we have proposed in [6], the fraction of a realistic population (i.e. billions of devices) expected to be still functional after 10 years of continuous operation can be estimated from the $\langle N_T \rangle$ and η values extracted on individual devices with the technique used in this work. The calculation is based on the convolution of a Poisson distributed number of defects with the mean value $\langle N_T \rangle$, with an exponential distribution of impact per single charged defects on the device threshold voltage with mean value η . The mathematical details can be found in [2,6].




Fig. 8: 1-CDF plot of all the charge emission times observed on multiple devices/traps after preliminary charging phases of different durations and at several voltages, on SiGe gate stacks varying Si cap thickness. The apparent distributions are reminiscent of the NBTI relaxation traces typically observed on large area devices (inset, ΔV_{th} relaxation trace for a $10 \times 1 \mu\text{m}^2$ SiGe device with a 2 nm Si cap). The emission time distributions appear shifted toward lower values for reducing Si cap thicknesses, suggesting a faster discharge of the trapped charges after stress removal, as previously observed for large area devices in [1]. NB: A detailed study of a *single* trap emission times distribution can be found in [10].

Although $\langle N_T \rangle$ can be evaluated from relaxation transients recorded on individual nanoscaled devices as shown above (see Fig. 2b), an easier and more robust estimation of $\langle N_T \rangle$ can be obtained from the NBTI-induced ΔV_{th} data measured on large area devices (see. Fig. 5a), which include the contribution of typically thousands of defects per device [22]. Moreover the dependences on the stress time and stress voltage, and the impact of a higher operating temperature (125°C), are readily captured using the broad experimental datasets we previously presented in Part I [1]. For this purpose, the large area device V_{th} shifts can be described with a simple power law model:

$$\Delta V_{th} = A_{\Delta V_{th}} (V_G - V_{th0})^\gamma t_{stress}^n \quad [\text{V}] \quad (1)$$

where the prefactor $A_{\Delta V_{th}}$ is the ΔV_{th} that one would measure after 1s stress at a gate overdrive of 1V on large area devices. This prefactor $A_{\Delta V_{th}}$ can be easily converted into trapped charge density as:

$$A_{\Delta N_{ot}} = \frac{C_{ox}}{q} A_{\Delta V_{th}} = \frac{\epsilon_0 \epsilon_r}{t_{ox}} \frac{A_{\Delta V_{th}}}{q} \quad [\text{cm}^{-2}] \quad (2)$$

Next, assuming no additional oxide defectivity in deeply-scaled devices, the power law prefactor $A_{\Delta N_{ot}}$ can be simply rescaled by the device area:

$$N_0 = A_{\Delta N_{ot}} WL_{eff} \quad (3)$$

Finally $\langle N_T \rangle$ for the nanoscaled devices ($W=90\text{nm}$, $L_{eff}=35\text{nm}$ in our case) can be expressed as a function of the operating voltage and stress time as:

$$\langle N_T \rangle = N_0 (V_G - V_{th0})^\gamma t_{stress}^n \quad (4)$$

The parameters N_0 , γ and n extracted for the different gate stacks considered here are reported in Table I, together with the η values estimated on nanoscaled devices (see Fig. 7). A significantly reduced N_0 , a significantly higher γ and a slightly higher n are found for SiGe devices with reduced Si cap thickness with respect to Si ref. devices, in agreement with the experimental observations previously made in Part I [1].

TABLE I
EXTRACTED PARAMETERS

Gate stack	N_0	γ	n	η/η_0
Si Ref.	8.64	3.03	0.13	1.88
SiGe – Si cap 2nm	1.45	4.78	0.15	1.66
SiGe – Si cap 1.3nm	0.60	5.28	0.17	1.34
SiGe – Si cap 1nm	0.33	5.52	0.18	1.15
SiGe – Si cap 0.65nm	0.11	6.36	0.19	0.9




Fig. 9: Calculated fractions of working devices after 10 year continuous operation at varying operating voltages for the different gate stacks studied here. A dramatic improvement of the distributions is apparent for SiGe devices with reduced Si cap thickness. Note: large area device lifetime would appear in this plot as a vertical dashed line (whole population fails above maximum allowed operating voltage, while it passes for lower voltages) with same median value (Probit=0) of the respective nanoscaled device distribution. The reliability improvement previously observed in large area SiGe devices (demarcated by the solid arrow, distance at Probit=0) is expected to be magnified at high percentiles (demarcated by the dotted arrow, at ~ 1 ppb).

Eq. (4) was used to project to 10 years of continuous operation and calculate the fraction of devices still working as a function of the operating gate overdrive voltage, as shown in Fig. 9. A dramatic improvement of the distribution for optimized SiGe devices is apparent, particularly at the high percentiles (e.g. \sim one failure per billion devices).

Finally we note that, thanks to the reduced $\langle N_T \rangle$ and η , we expect both a reduced probability of RTN occurrence and a reduced RTN impact (amplitudes) in the optimized SiGe devices.




Fig. 10: Sketches of the SiGe gate stacks in the stress condition, showing the defect bands in the SiO₂ and HfO₂ as from the model proposed in Part I for large area devices. Thanks to the higher Fermi level in the SiGe channel, fewer defects are energetically favorable for channel holes. Moreover the accessible defects are preferentially spatially located further from the channel, toward the gate, yielding a reduction of η . (a) The favorable alignment shift is maximized for the thinnest Si cap thickness, while (b) the additional voltage drop on a thicker Si cap (at fixed field) makes more defects on the channel side accessible, displacing the equivalent trapped charge centroid ($x_{thick} > x_{thin}$). This observation readily explains the larger $\langle N_T \rangle$ and η observed for SiGe devices with thick Si caps.

V. MODEL

In Part I, we proposed a model for the superior reliability of SiGe channel devices based on a favorable energy decoupling between channel holes and pre-existing dielectric defects. We represented the pre-existing dielectric defect energy levels as two defect bands located in the SiO₂ IL and in the HfO₂ bandgaps. As depicted in Fig. 10, the Fermi level in the SiGe channel determines which part of the defect band is energetically favorable for trapping channel holes. For a thin Si cap only a smaller part of the defect bands is accessible, while the larger voltage drop on a thicker Si cap (at fixed equivalent E_{ox}) lowers the Fermi level thus making more defects accessible for channel holes. This interpretation, which we showed is able to quantitatively match the NBTI data on large area devices (cfr. Part I, Fig. 17 [1]), readily explains also the experimental observation of a reduced $\langle N_T \rangle$ in nanoscaled SiGe devices with thinner Si caps (see Fig. 5b).

Moreover, for thinner Si caps the accessible defects are located on the gate side of the dielectrics, i.e. the equivalent trapped charge centroid is closer to the gate. Assuming that each ΔV_{th} step height results from the electrostatic effect of the charged defect convoluted with the non-uniform potential profile in the channel, the average electrostatic contribution might be reduced for the SiGe gate stack with a thin Si cap due to the preferential location close to the gate. This observation explains the observed reduced η for SiGe devices (Fig. 7) [21]. Finally, the model can also explain the lower average charge emission time (i.e., faster NBTI relaxation) observed for SiGe devices with thin Si cap (see Fig. 8), since the higher energy difference between the charged defect levels and the SiGe channel is expected to favor the trapped charge emission once the stress condition is removed [17].

VI. OTHER RELIABILITY MECHANISMS

In this section, the impact of other reliability mechanisms on the SiGe channel technology, namely low-frequency ($1/f$) Noise, Body Biasing during NBTI, Channel Hot Carriers (CHC), and Time Dependent Dielectric Breakdown (TDDB), is briefly discussed.

A. Low-frequency noise

Similarly to BTI, $1/f$ noise has been recently ascribed to




Fig. 11: (a) SiGe devices with a reduced Si cap thickness for optimized NBTI reliability also show reduced $1/f$ noise w.r.t. a Si ref. device with identical gate-stack, (b) and also with respect to a SiGe device with thicker Si cap.




Fig. 12: (a) The body bias is found to modulate the oxide electric field at a given overdrive gate voltage and therefore the NBTI degradation. Due to the stronger electric field dependence of NBTI observed in SiGe pMOSFETs with reduced Si cap thickness (Fig. 5), more reduced NBTI with FBB is observed. (b) A significantly faster NBTI relaxation is observed when a FBB is applied during an entire stress/relaxation sequence.

trapping and de-trapping of channel carriers into oxide defects with widely distributed characteristic time constants [23]. The reduced interaction between carriers and oxide defects observed for SiGe devices due to the energy decoupling is therefore expected to yield also a reduced $1/f$ noise [24]. This observation is clearly confirmed when looking at the low-frequency noise spectra measured on a Si ref. device and on a SiGe device (Fig. 11a). Moreover the noise reduction is observed to depend on the Si cap thickness (Fig. 11b), in agreement with the BTI trends previously discussed.

B. Body-Biasing during NBTI

The interplay of body-bias and NBTI has received some research interest since it provides an alternative knob to control independently the inversion hole carrier concentration and the oxide electric field during device stress [25]. In particular, modulating the channel depletion width, the body-bias can be used to modulate the gate overdrive and therefore the inversion charge at fixed gate voltage and fixed oxide field, or alternatively to modulate the oxide field at fixed overdrive voltage and fixed inversion hole population [26].

The latter condition is of particular interest since it can be used to reduce NBTI without reducing the device performance. The stronger NBTI dependence on the oxide electric field observed in SiGe devices (Fig. 5) yields further benefit when a NBTI stress condition is combined with a




Fig. 13: (a) SiGe devices with a thick Si cap show lower CHC degradation w.r.t. Si ref. only at low stress conditions, while at high stress conditions a higher degradation is apparent probably due to enhanced impact ionization in the small bandgap channel. However, the optimized SiGe gate-stacks with a reduced Si cap thickness consistently show an overall reduced CHC degradation w.r.t. Si ref. (b) Extrapolated device lifetime under CHC stress for a ~ 0.7 nm EOT ($T_{inv} \approx 1.1$ nm) NBTI-optimized SiGe gatestack. CHC do not constitute a showstopper for SiGe devices.




Fig. 14: Extracted maximum operating gate voltage using a soft breakdown (i.e. non-destructive) failure criterion for a ~ 0.7 nm EOT NBTI-optimized SiGe gate stack shows no difference with respect to Si channel device benchmark data [30].

Forward Body Bias (FBB). As shown in Fig. 12a, a FBB reduces the NBTI degradation in large area SiGe devices more significantly than on Si ref. devices. Furthermore, FBB is observed to further speed up NBTI relaxation at low gate biases. This effect can be ascribed to enhanced low gate de-trapping at reduced relaxation oxide field due to additional energy displacement of the defect levels with respect to the channel Fermi level. As one can observe in Fig. 12b, this effect is substantial for SiGe devices (~ 4.5 decades faster relaxation) [26].

C. Channel Hot Carriers (CHC)

The use of a small bandgap semiconductor favors electron-hole pair generation in the channel by impact ionization. This effect is expected to enhance hot carrier degradation. As a consequence, poor hot carrier robustness has been reported for pure Ge-channel devices [27,28]. However, during a typical CHC stress ($V_G = V_D = V_{stress}$) a significant fraction of the total degradation in pMOSFETs is related to the residual NBTI effect at the source side of the channel [29]. The enhanced NBTI robustness of the optimized SiGe devices (i.e. the reduced charge trapping due to the favorable energy alignment shift of the channel Fermi level w.r.t. the dielectric defect levels) significantly reduces also the total degradation caused by CHC stress (Fig. 13a). As we reported in Ref. [24], CHC do not constitute a showstopper for the optimized ultra-thin EOT SiGe devices (Fig. 13b).

D. Time-Dependent Dielectric Breakdown (TDDB)

TDDB is not considered a showstopper for Si channel pMOSFETs with EOT down to ~ 0.7 nm, although a few soft breakdown events (i.e. non-fatal dielectric *wearout*) are expected in 10 years of continuous operation at nominal V_{DD} [30]. As already noted for pure Ge channel devices in [31], no significant difference in the TDDB characteristic of SiGe devices with respect to their Si counterparts is observed (Fig. 14). As we calculated in [24], for our ~ 0.7 nm EOT optimized SiGe gate stack less than 10 soft breakdowns are expected on a 0.1 cm² chip operated for 10 years at $V_{DD} = 1$ V, in line with Si reference devices [30].

VII. CONCLUSIONS

The time-dependent variability of nanoscaled Si_{0.45}Ge_{0.55} pFETs was studied as a function of the Si cap thickness and compared with Si ref. devices. As in the Si counterparts, individual discharge events were visible in the NBTI-like ΔV_{th}

relaxation traces, with exponentially distributed step heights. The average number of discharge events followed the typical NBTI dependences on stress time and voltage observed for the total ΔV_{th} on large area devices. The use of a thinner Si cap on SiGe was found to yield a significant reduction of the average number of active oxide defects $\langle N_T \rangle$ causing charge/discharge events, and of the average ΔV_{th} step height (η) per charged defect. These results confirm this technology to be extremely promising also for the reliability of nanoscaled devices.

Our previously proposed model based on energy decoupling between channel holes and pre-existing dielectric defect energy levels [1] readily explains the experimental observations in the present paper as well, suggesting that fewer defects preferentially located further from the channel are accessible by channel holes for optimized SiGe devices.

Owing to this effect, a reduced low-frequency noise was also observed in SiGe devices. Moreover a Forward Body Bias during NBTI, reducing the oxide electric field at fixed inversion hole population, was shown to yield a significant additional reliability improvement on SiGe devices thanks to the stronger NBTI field-dependence observed for this technology. Other reliability mechanisms, such as Channel Hot Carriers and Time-Dependent Dielectric Breakdown were shown not to be showstoppers.

The extensive experimental results reported here and in Part I strongly support SiGe technology as leading candidate for future CMOS technology nodes, offering a complete solution to the reliability issue for ultra-thin EOT nanoscaled pMOSFET devices.

REFERENCES

- [1] J. Franco *et al.*, "SiGe Channel Technology: Superior Reliability toward Ultra-Thin EOT devices. Part I: NBTI", submitted for IEEE Trans. Electron Devices;
- [2] B. Kaczer *et al.*, "Origin of NBTI Variability in Deeply Scaled pFETs", in *Proc. IRPS*, pp. 26-32, 2010;
- [3] T. Grasser *et al.*, "Recent Advances in Understanding the Bias Temperature Instability", in *Proc. IEDM*, pp. 82-85, 2010;
- [4] A. Asenov, R. Balasubramaniam, A. R. Brown, and J. H. Davies, "RTS Amplitude in Decanometer MOSFETs: 3-D Simulation Study", in *IEEE Trans. Electron Devices*, Vol. 50, no. 3, pp. 839-845, 2003;
- [5] V. Huard *et al.*, "NBTI Degradation: from Transistor to SRAM Arrays", in *Proc. IEEE International Reliability Physics Symposium (IRPS)*, pp. 289-300, 2008;
- [6] M. Toledano-Luque *et al.*, "From Mean Values to Distributions of BTI Lifetime of Deeply Scaled FETs through Atomistic Understanding of the Degradation", in *Proc. VLSI Symp.*, pp. 152-153, 2011;
- [7] V. Huard, F. Cacho, Y. Mamy Randriamihaja, A. Bravaix, "From Defects Creation to Circuit Reliability", in *Micr. Eng.*, Vol. 88, no. 7, pp. 1396-1407, 2011;
- [8] M. Nafria *et al.*, "Time-dependent Variability of high-k based MOS devices: nanoscale characterization and inclusion in circuit simulators", in *Proc. IEEE International Electron Device Meeting (IEDM)*, pp. 127-130, 2011;
- [9] B. Kaczer *et al.*, "Atomistic Approach to Variability of Bias-Temperature Instability in Circuit Simulations", in *Proc. IRPS*, pp. 915-919, 2011;
- [10] M. Toledano-Luque *et al.*, "Response of a Single Trap to AC Negative Bias Temperature Stress", in *Proc. IRPS* pp. 364-371, 2011;
- [11] T. Grasser, H. Reisinger, P.-J. Wagner, B. Kaczer, "Time Dependent Defect Spectroscopy for Characterization of Border Traps in Metal-Oxide-Semiconductor Transistors", *Phys. Rev. B*, 82(24), 245318, 2010.
- [12] J. Mitard *et al.*, "Sub-nm EOT SiGe-55% pFETs for high-speed low- V_{DD} technology: a study from capacitor to circuit level", in *Proc. IEDM*, pp. 249-252, 2010;
- [13] A. Hikavyy *et al.*, "SiGe SEG Growth For Buried Channel p-MOS Devices", *ECS Trans.*, Vol. 25, No. 7, pp. 201-210, 2009;
- [14] A. Ghetti, C.M. Compagnoni, A.S. Spinelli, A. Visconti, "Comprehensive Analysis of Random Telegraph Noise Instability and Its Scaling in Deca-Nanometer Flash Memories", in *IEEE Trans. Electron Devices*, Vol. 56, no. 8, pp. 1746-1752, 2009;
- [15] G. Hellings *et al.*, "Implant-Free SiGe Quantum Well pFET: A novel, highly scalable and low thermal budget device, featuring raised source/drain and high-mobility channel", in *Proc. IEDM*, pp. 241-244, 2010;
- [16] B. Kaczer *et al.*, "Ubiquitous Relaxation in BTI Stressing—New Evaluation and Insights", in *Proc. IRPS*, pp. 20-27, 2008;
- [17] T. Grasser *et al.*, "The Paradigm Shift in Understanding the Bias Temperature Instability: from Reaction-Diffusion to Switching Oxide Traps", in *IEEE Trans. Electron Devices*, Vol. 58, no. 11, pp. 3652-3666, 2011;
- [18] S. Realov, and K.L. Shepard, "Random telegraph noise in 45-nm CMOS: Analysis using an on-chip test and measurement system", in *Proc. IEDM*, pp. 624-247, 2010;
- [19] T. Grasser *et al.*, "Switching Oxide Traps as the Missing Link Between Negative Bias Temperature Instability and Random Telegraph Noise", in *Proc IEDM*, pp.729-732, 2009;
- [20] M. J. Kirton and M. J. Uren, "Noise in solid-state microstructures: A new perspective on individual defects, interface states, and low-frequency noise," *Adv. Phys.*, vol. 38, p. 367, 1989.
- [21] J. Franco *et al.*, "On the impact of the Si passivation layer thickness on the NBTI of nanoscaled Si_{0.45}Ge_{0.55} pMOSFETs", in *Micr. Eng.*, Vol. 88, No. 7, pp. 1388-1391, 2011;
- [22] M. Toledano-Luque, B. Kaczer, T. Grasser, Ph. J. Roussel, J. Franco, G. Groeseneken, "Toward a Streamlined Projection of Small Device BTI Lifetime Distributions", in *Proc. WoDiM 2012*, in press;
- [23] B. Kaczer *et al.*, "NBTI from the perspective of defect states with widely distributed time scales", in *Proc. IRPS*, pp.55-60, 2009;
- [24] J. Franco *et al.*, "6Å EOT Si_{0.45}Ge_{0.55} pMOSFET with Optimized Reliability ($V_{DD}=1V$): Meeting the NBTI Lifetime Target at Ultra-Thin EOT", in *Proc. IEDM*, pp. 70-73, 2010;
- [25] Y. Mitani, H. Satake, A. Toriumi, "Influence of Nitrogen on Negative Bias Temperature Instability in Ultrathin SiON", in *IEEE Trans. Dev. Mat. and Rel.*, 8(1), pp. 6-13, 2008;
- [26] J. Franco *et al.*, "Superior NBTI Reliability of SiGe Channel pMOSFETs: Replacement Gate, FinFETs, and impact of Body Bias", in *Proc. IEDM*, pp. 445-448, 2011;
- [27] D. Maji *et al.*, "Understanding and Optimization of Hot-Carrier Reliability in Germanium-on-Silicon pMOSFETs", in *IEEE Trans. Electron Devices*, Vol. 56, No.5, 2009;
- [28] J. Franco *et al.*, "Impact of halo implant on the hot carrier reliability of germanium p-MOSFETs", in *J. Vac. Sci. Technol. B*, 29(1), pp. 01A804.1-4, 2011;
- [29] J. Franco *et al.*, "On the recoverable and permanent components of Hot Carrier and NBTI in Si pMOSFETs and their implications in Si_{0.45}Ge_{0.55}-pMOSFETs", in *Proc. IRPS*, pp. 624-629, 2011;
- [30] T. Kauerauf *et al.*, "Methodologies for sub-1nm EOT TDDDB evaluation", in *Proc. IRPS*, pp. 7-16, 2011;
- [31] B. Kaczer *et al.*, "Electrical and reliability characterization of metal-gate/HfO₂/Ge FETs with Si passivation", in *Micr. Eng.*, Vol. 84, No. 9-10, pp. 2067-2070, 2007.