Facchini, MarcoMarcoFacchiniMarchal, PolPolMarchalDehaene, WimWimDehaene2021-10-172021-10-172009https://imec-publications.be/handle/20.500.12860/152923D IO interface design between memory and logic dies on TSV interconnectsProceedings paper