Hierarchical design flow aspects in the implementation of a 10+ Gbps LDPC decoder

Rykunov, MaximMaximRykunov2021-10-222021-10-222015https://imec-publications.be/handle/20.500.12860/25847Hierarchical design flow aspects in the implementation of a 10+ Gbps LDPC decoderProceedings paper