Vais, AbhitoshAbhitoshVais2021-10-222021-10-222014https://imec-publications.be/handle/20.500.12860/24646On the modelling of Border trap admittance in high-K/III-V devicesMeeting abstract