Users of this system, can login to view this document.
Login
Enter the following information to request a copy of the document from the responsible person.
A 6.2mW 7b 3.5GS/s time interleaved 2-stage pipelined ADC in 40nm CMOS
This email address is used for sending the document.
