Users of this system, can login to view this document.
Login
Enter the following information to request a copy of the document from the responsible person.
A 42 mW 200 fs-jitter 60 GHz sub-sampling PLL in 40 nm CMOS
This email address is used for sending the document.
