Users of this system, can login to view this document.
Login
Enter the following information to request a copy of the document from the responsible person.
Si-passivated Ge nMOS gate stack with low DIT and dipole-induced superior PBTI reliability using 3D-compatible ALD caps and high-pressure anneal
This email address is used for sending the document.
