Users of this system, can login to view this document.
Login
Enter the following information to request a copy of the document from the responsible person.
3D-carrier profiling and parasitic resistance analysis in vertically stacked gate-all-around Si nanowire CMOS transistors
This email address is used for sending the document.
