Users of this system, can login to view this document.
Login
Enter the following information to request a copy of the document from the responsible person.
12-EUV layer Surrounding Gate Transistor (SGT) for vertical 6-T SRAM: 5-nm-class technology for ultra-density logic devices
This email address is used for sending the document.
