Users of this system, can login to view this document.
Login
Enter the following information to request a copy of the document from the responsible person.
Si-cap-free SiGe p-channel Fin FETS and gate-all-around transistors in a replacement metal gate Process: interface trap density reduction and performance improvement by high-pressure deuterium anneal
This email address is used for sending the document.
