Notice

This item has not yet been validated by imec staff.

Notice

This is not the latest version of this item. The latest version can be found at: https://imec-publications.be/handle/20.500.12860/41292.3

Show simple item record

dc.contributor.authorZhang, Ziyue
dc.contributor.authorColle, Didier
dc.contributor.authorTavernier, Wouter
dc.contributor.authorPickavet, Mario
dc.date.accessioned2023-03-17T09:57:54Z
dc.date.available2023-03-17T03:38:43Z
dc.date.available2023-03-17T09:57:54Z
dc.date.issued2023
dc.identifier.issn1943-0620
dc.identifier.otherWOS:000932781100002
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/41292.2
dc.sourceWOS
dc.titleOn the network design and control of an optical network: interconnecting multiple chips on a wafer
dc.typeJournal article
dc.contributor.imecauthorZhang, Ziyue
dc.contributor.imecauthorColle, Didier
dc.contributor.imecauthorTavernier, Wouter
dc.contributor.imecauthorPickavet, Mario
dc.contributor.orcidimecZhang, Ziyue::0000-0003-0877-6148
dc.contributor.orcidimecColle, Didier::0000-0002-1428-0301
dc.contributor.orcidimecTavernier, Wouter::0000-0003-4408-6523
dc.contributor.orcidimecPickavet, Mario::0000-0001-5817-7886
dc.identifier.doi10.1364/JOCN.474187
dc.source.numberofpages14
dc.source.peerreviewyes
dc.source.beginpage119
dc.source.endpage132
dc.source.journalJOURNAL OF OPTICAL COMMUNICATIONS AND NETWORKING
dc.source.issue2
dc.source.volume15
imec.availabilityUnder review


Files in this item

Thumbnail
Thumbnail

This item appears in the following collection(s)

    Show simple item record

    VersionItemDateSummary

    *Selected version