Browsing by author "Benini, Luca"
Now showing items 1-8 of 8
-
3D Partitioning with Pipeline Optimization for Low-Latency Memory Access in Many-Core SoCs
Das, Sudipta; Riedel, Samuel; Bertuletti, Marco; Benini, Luca; Brunion, Moritz; Ryckaert, Julien; Myers, James; Biswas, Dwaipayan; Milojevic, Dragomir (2024) -
An integrated hardware/software approach for run-time scratchpad management
Poletti, Francesco; Marchal, Pol; Atienza, David; Benini, Luca; Catthoor, Francky; Mendia, Jose M. (2004) -
Applications of computation-in-memory architecture based on memristive devices
Hamdioui, Said; Sebastian, Abu; Pande, Sandeep; Das, Shidhartha; Karunaratne, Geethan; Du Nguyen, Hoang Anh; Le Gallo, Manuel; Schaafsma, Siebren; Redondo, Fernando; Rahimi, Abbas; Taouil, Motta; Catthoor, Francky; Benini, Luca (2019) -
Automatic synthesis of near-threshold circuits with fine-grained performance tunability
Kakoee, Mohammed Reza; Sathanur, Ashoka; Pullini, Antonio; Huisken, Jos; Benini, Luca (2010) -
Fast and power efficient dynamic data-layout with DMA-capable memories
Absar, Javed; Polletti, Francesco; Marchal, Pol; Catthoor, Francky; Benini, Luca (2004) -
HTVM: Efficient Neural Network Deployment On Heterogeneous TinyML Platforms
Van Delm, Josse; Vandersteegenl, Maarten; Burrello, Alessio; Sarda, Giuseppe; Conti, Francesco; Pagliari, Daniele Jahier; Benini, Luca; Verhelst, Marian (2023) -
MemPool-3D: Boosting Performance and Efficiency of Shared-L1 Memory Many-Core Clusters with 3D Integration
Cavalcante, Matheus; Agnesina, Anthony; Riedel, Samuel; Brunion, Moritz; Garcia-Ortiz, Alberto; Milojevic, Dragomir; Catthoor, Francky; Lim, Sung Kyu; Benini, Luca (2022) -
System-level power/performance evaluation of 3D stacked DRAMs for mobile applications
Facchini, Marco; Carlson, Trevor; Vignon, Anselme; Palkovic, Martin; Catthoor, Francky; Dehaene, Wim; Benini, Luca; Marchal, Pol (2009)