dc.contributor.author | Badaroglu, Mustafa | |
dc.contributor.author | Wambacq, Piet | |
dc.contributor.author | Van der Plas, Geert | |
dc.contributor.author | Donnay, Stephane | |
dc.contributor.author | Gielen, Georges | |
dc.contributor.author | De Man, Hugo | |
dc.date.accessioned | 2021-10-16T00:43:27Z | |
dc.date.available | 2021-10-16T00:43:27Z | |
dc.date.issued | 2005 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/10044 | |
dc.source | IIOimport | |
dc.title | Digital ground bounce reduction by supply current shaping and clock frequency modulation | |
dc.type | Journal article | |
dc.contributor.imecauthor | Badaroglu, Mustafa | |
dc.contributor.imecauthor | Wambacq, Piet | |
dc.contributor.imecauthor | Van der Plas, Geert | |
dc.contributor.imecauthor | Donnay, Stephane | |
dc.contributor.imecauthor | Gielen, Georges | |
dc.contributor.imecauthor | De Man, Hugo | |
dc.contributor.orcidimec | Wambacq, Piet::0000-0003-4388-7257 | |
dc.contributor.orcidimec | Van der Plas, Geert::0000-0002-4975-6672 | |
dc.contributor.orcidimec | Donnay, Stephane::0000-0003-2489-4793 | |
dc.source.peerreview | no | |
dc.source.beginpage | 65 | |
dc.source.endpage | 76 | |
dc.source.journal | IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems | |
dc.source.issue | 1 | |
dc.source.volume | 24 | |
imec.availability | Published - imec | |