Show simple item record

Scaling effects in dual-bit split-gate memory devices

dc.contributor.authorBreuil, Laurent
dc.contributor.authorHaspeslagh, Luc
dc.contributor.authorLorenzini, Martino
dc.contributor.authorDe Vos, Joeri
dc.contributor.authorVan Houdt, Jan
dc.date.accessioned2021-10-16T00:50:24Z
dc.date.available2021-10-16T00:50:24Z
dc.date.issued2005-11
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/10153
dc.sourceIIOimport
dc.titleScaling effects in dual-bit split-gate memory devices
dc.typeJournal article
dc.contributor.imecauthorBreuil, Laurent
dc.contributor.imecauthorHaspeslagh, Luc
dc.contributor.imecauthorDe Vos, Joeri
dc.contributor.imecauthorVan Houdt, Jan
dc.contributor.orcidimecBreuil, Laurent::0000-0003-2869-1651
dc.contributor.orcidimecDe Vos, Joeri::0000-0002-9332-9336
dc.contributor.orcidimecVan Houdt, Jan::0000-0003-1381-6925
dc.source.peerreviewno
dc.source.beginpage1862
dc.source.endpage1866
dc.source.journalSolid-State Electronics
dc.source.issue11
dc.source.volume49
imec.availabilityPublished - imec


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following collection(s)

Show simple item record