Finding and applying loop transformations for generating optimized FPGA implementations
dc.contributor.author | Devos, H. | |
dc.contributor.author | Beyls, K. | |
dc.contributor.author | Christiaens, M. | |
dc.contributor.author | Van Campenhout, Jan | |
dc.contributor.author | D'Hollander, E.H. | |
dc.contributor.author | Stroobandt, Dirk | |
dc.date.accessioned | 2021-10-16T15:49:49Z | |
dc.date.available | 2021-10-16T15:49:49Z | |
dc.date.issued | 2007 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/12066 | |
dc.source | IIOimport | |
dc.title | Finding and applying loop transformations for generating optimized FPGA implementations | |
dc.type | Book chapter | |
dc.date.embargo | 9999-12-31 | |
dc.source.peerreview | no | |
dc.source.beginpage | 159 | |
dc.source.book | Transactions on High-Performance Embedded Architectures and Compilers I | |
dc.source.endpage | 178 | |
imec.availability | Published - open access | |
imec.internalnotes | Lecture Notes in Computer Science; Vol. 4050 |