Users of this system, can login to view this document.
Login
Enter the following information to request a copy of the document from the responsible person.
Gate influence on the layout sensitivity of Si1-xGex S/D and Si1-yCy S/D transistors, including an analytical model
This email address is used for sending the document.