Ultimate scaling of CMOS logic devices with Ge and III-V materials
dc.contributor.author | Heyns, Marc | |
dc.contributor.author | Tsai, Wilman | |
dc.date.accessioned | 2021-10-17T22:54:39Z | |
dc.date.available | 2021-10-17T22:54:39Z | |
dc.date.issued | 2009 | |
dc.identifier.issn | 0883-7694 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/15477 | |
dc.source | IIOimport | |
dc.title | Ultimate scaling of CMOS logic devices with Ge and III-V materials | |
dc.type | Journal article | |
dc.contributor.imecauthor | Heyns, Marc | |
dc.date.embargo | 9999-12-31 | |
dc.source.peerreview | yes | |
dc.source.beginpage | 485 | |
dc.source.endpage | 492 | |
dc.source.journal | MRS Bulletin | |
dc.source.issue | 7 | |
dc.source.volume | 34 | |
imec.availability | Published - open access |