Testing of 3D chips: anything new under the sun?
dc.contributor.author | Marinissen, Erik Jan | |
dc.date.accessioned | 2021-10-18T18:49:13Z | |
dc.date.available | 2021-10-18T18:49:13Z | |
dc.date.issued | 2010-03 | |
dc.identifier.issn | 0740-7475 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/17580 | |
dc.source | IIOimport | |
dc.title | Testing of 3D chips: anything new under the sun? | |
dc.type | Journal article | |
dc.contributor.imecauthor | Marinissen, Erik Jan | |
dc.contributor.orcidimec | Marinissen, Erik Jan::0000-0002-5058-8303 | |
dc.date.embargo | 9999-12-31 | |
dc.source.peerreview | yes | |
dc.source.beginpage | 75 | |
dc.source.journal | IEEE Design & Test of Computers | |
dc.source.issue | 2 | |
dc.source.volume | 27 | |
dc.identifier.url | http://www.computer.org/portal/web/dt/pansum-marapr10 | |
imec.availability | Published - open access | |
imec.internalnotes | ITC 2009 Panel summary |