Design space exploration of distributed loop buffer architectures with incompatible loop-nest organisation in embedded systems
dc.contributor.author | Artes, Antonio | |
dc.contributor.author | Fasthuber, Robert | |
dc.contributor.author | Ayala, Jose | |
dc.contributor.author | Raghavan, Praveen | |
dc.contributor.author | Catthoor, Francky | |
dc.date.accessioned | 2021-10-21T06:43:08Z | |
dc.date.available | 2021-10-21T06:43:08Z | |
dc.date.issued | 2013 | |
dc.identifier.issn | 1939-8018 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/21990 | |
dc.source | IIOimport | |
dc.title | Design space exploration of distributed loop buffer architectures with incompatible loop-nest organisation in embedded systems | |
dc.type | Journal article | |
dc.contributor.imecauthor | Catthoor, Francky | |
dc.contributor.orcidimec | Catthoor, Francky::0000-0002-3599-8515 | |
dc.source.peerreview | yes | |
dc.source.beginpage | 69 | |
dc.source.endpage | 85 | |
dc.source.journal | Journal of Signal Processing Systems | |
dc.source.volume | 72 | |
imec.availability | Published - imec |
Files in this item
Files | Size | Format | View |
---|---|---|---|
There are no files associated with this item. |