Design flow for silicon chip implementing novel platform architecture for wireless communication
dc.contributor.author | Avasare, Prabhat | |
dc.contributor.author | Declerck, Jeroen | |
dc.contributor.author | Glassee, Miguel | |
dc.contributor.author | Amin, Amir | |
dc.contributor.author | Umans, Erik | |
dc.contributor.author | Raghavan, Praveen | |
dc.contributor.author | Palkovic, Martin | |
dc.date.accessioned | 2021-10-21T06:43:30Z | |
dc.date.available | 2021-10-21T06:43:30Z | |
dc.date.issued | 2013 | |
dc.identifier.issn | 1947-3176 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/21998 | |
dc.source | IIOimport | |
dc.title | Design flow for silicon chip implementing novel platform architecture for wireless communication | |
dc.type | Journal article | |
dc.contributor.imecauthor | Glassee, Miguel | |
dc.source.peerreview | yes | |
dc.source.beginpage | 42 | |
dc.source.endpage | 63 | |
dc.source.journal | International Journal of Embedded and Real-Time Communication Systems (IJERTCS) | |
dc.source.issue | 1 | |
dc.source.volume | 4 | |
imec.availability | Published - imec |
Files in this item
Files | Size | Format | View |
---|---|---|---|
There are no files associated with this item. |