Back gate voltage and buried-oxide thickness influences on the series resistance of fully depleted SOI MOSFETs at 77 K
dc.contributor.author | Nicolett, A. S. | |
dc.contributor.author | Martino, Joao Antonio | |
dc.contributor.author | Simoen, Eddy | |
dc.contributor.author | Claeys, Cor | |
dc.date.accessioned | 2021-10-01T08:33:36Z | |
dc.date.available | 2021-10-01T08:33:36Z | |
dc.date.issued | 1998 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/2805 | |
dc.source | IIOimport | |
dc.title | Back gate voltage and buried-oxide thickness influences on the series resistance of fully depleted SOI MOSFETs at 77 K | |
dc.type | Journal article | |
dc.contributor.imecauthor | Simoen, Eddy | |
dc.contributor.orcidimec | Simoen, Eddy::0000-0002-5218-4046 | |
dc.date.embargo | 9999-12-31 | |
dc.source.peerreview | no | |
dc.source.beginpage | 3 | |
dc.source.endpage | 25-28 | |
dc.source.journal | Journal de Physique IV | |
dc.source.volume | 8 | |
imec.availability | Published - open access | |
imec.internalnotes | Proceedings of the 3rd European Workshop on Low Temperature Electronics. 24-26 June 1998; San Miniato, Italy |