Notice

This item has not yet been validated by imec staff.

Notice

This is not the latest version of this item. The latest version can be found at: https://imec-publications.be/handle/20.500.12860/37791.2

Show simple item record

dc.contributor.authorMootheri, Vivek
dc.contributor.authorWu, Xiangyu
dc.contributor.authorCott, Daire
dc.contributor.authorGroven, Benjamin
dc.contributor.authorHeyns, Marc
dc.contributor.authorAsselberghs, Inge
dc.contributor.authorRadu, Iuliana
dc.contributor.authorLin, Dennis
dc.date.accessioned2021-11-02T15:59:51Z
dc.date.available2021-11-02T15:59:51Z
dc.date.issued2021-SEP
dc.identifier.issn0038-1101
dc.identifier.otherWOS:000672563600014
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/37791
dc.sourceWOS
dc.titleInterface admittance measurement and simulation of dual gated CVD WS2 MOSCAPs: Mapping the D-IT(E) profile
dc.typeJournal article
dc.contributor.imecauthorMootheri, Vivek
dc.contributor.imecauthorWu, Xiangyu
dc.contributor.imecauthorCott, Daire
dc.contributor.imecauthorGroven, Benjamin
dc.contributor.imecauthorHeyns, Marc
dc.contributor.imecauthorAsselberghs, Inge
dc.contributor.imecauthorRadu, Iuliana
dc.contributor.imecauthorLin, Dennis
dc.contributor.orcidimecGroven, Benjamin::0000-0002-5781-7594
dc.contributor.orcidimecRadu, Iuliana::0000-0002-7230-7218
dc.identifier.doi10.1016/j.sse.2021.108035
dc.source.numberofpages4
dc.source.peerreviewyes
dc.source.journalSOLID-STATE ELECTRONICS
dc.source.volume183
imec.availabilityUnder review


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following collection(s)

Show simple item record

VersionItemDateSummary

*Selected version