Notice

This item has not yet been validated by imec staff.

Notice

This is not the latest version of this item. The latest version can be found at: https://imec-publications.be/handle/20.500.12860/39884.2

Show simple item record

dc.contributor.authorKao, K-H
dc.contributor.authorGodfrin, C.
dc.contributor.authorElsayed, A.
dc.contributor.authorLi, R.
dc.contributor.authorSimoen, E.
dc.contributor.authorGrill, A.
dc.contributor.authorKubicek, S.
dc.contributor.authorRadu, I. P.
dc.contributor.authorGovoreanu, B.
dc.date.accessioned2022-05-23T02:19:32Z
dc.date.available2022-05-23T02:19:32Z
dc.date.issued2022-MAY
dc.identifier.issn0741-3106
dc.identifier.otherWOS:000794239500005
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/39884
dc.sourceWOS
dc.titleLinking Room- and Low-Temperature Electrical Performance of MOS Gate Stacks for Cryogenic Applications
dc.typeJournal article
dc.contributor.imecauthorGodfrin, C.
dc.contributor.imecauthorElsayed, A.
dc.contributor.imecauthorLi, R.
dc.contributor.imecauthorSimoen, E.
dc.contributor.imecauthorGrill, A.
dc.contributor.imecauthorKubicek, S.
dc.contributor.imecauthorRadu, I. P.
dc.contributor.imecauthorGovoreanu, B.
dc.identifier.doi10.1109/LED.2022.3162368
dc.source.numberofpages4
dc.source.peerreviewyes
dc.source.beginpage674
dc.source.endpage677
dc.source.journalIEEE ELECTRON DEVICE LETTERS
dc.source.issue5
dc.source.volume43
imec.availabilityUnder review


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following collection(s)

Show simple item record

VersionItemDateSummary

*Selected version