Users of this system, can login to view this document.
Login
Enter the following information to request a copy of the document from the responsible person.
Aging-Aware Timing Model of CMOS Inverter: Path Level Timing Performance and Its Impact on the Logical Effort
This email address is used for sending the document.
