Show simple item record

FPGA based real-time constrained time area optimized IIR design using digital-serial arithmetic

dc.contributor.authorVlaminck, R.
dc.contributor.authorPletinckx, J.
dc.contributor.authorVerschuere, Stefaan
dc.contributor.authorBertrem, S.
dc.contributor.authorVandewege, Jan
dc.contributor.authorBoets, P.
dc.contributor.authorVanuytsel, Gunter
dc.contributor.authorTemmerman, Serge
dc.date.accessioned2021-10-14T23:57:26Z
dc.date.available2021-10-14T23:57:26Z
dc.date.issued2002
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/7037
dc.sourceIIOimport
dc.titleFPGA based real-time constrained time area optimized IIR design using digital-serial arithmetic
dc.typeBook chapter
dc.date.embargo9999-12-31
dc.source.peerreviewno
dc.source.beginpage75
dc.source.bookRecent Advances in Circuits, Systems and Signal Processing
dc.source.endpage79
imec.availabilityPublished - open access
imec.internalnotesA series of Reference Books and Textbooks, Electrical and Computer Engineering


Files in this item

Thumbnail
Name:
6870.pdf
Size:
783.1Kb
Format:
PDF
View/open

This item appears in the following collection(s)

Show simple item record