Browsing by Author "Ayala, J."
Now showing 1 - 1 of 1
- Results per page
- Sort Options
Publication Run-time self-tuning banked loop buffer architecture for power optimization of dynamic workload applications
Proceedings paper2011, IEEE/IFIP 19th International Conference on VLSI and System-on-Chip - VLSI-SoC, 3/10/2011, p.136-141