Browsing by Author "Casey, D."
Now showing 1 - 2 of 2
- Results per page
- Sort Options
Publication Hybrid Channel monolithic-CFET with Si (110) pMOS and (100) nMOS
Proceedings paper2025, IEEE International Electron Devices Meeting (IEDM), 2025-12-06Publication Junction-engineered Scaled High-performance GAA Nanosheet FETs with Ultra-low Temperature (< 350 °C) SiGe:B Source/Drain
Proceedings paper2025, EEE International Electron Devices Meeting (IEDM), 2025-12-06