Browsing by Author "De Jong, Gjalt"
- Results Per Page
- Sort Options
Publication A communicating Petri Net model for the design of concurrent asynchronous modules
;De Jong, GjaltLin, BillProceedings paper1994, Proceedings 31st Design Automation Conference - DAC, 06/06/1994, p.49-55Publication A system design methodology for telecommunication network applications
Proceedings paper1997, 7th Great Lakes Symposium on VLSI, 13/03/1997, p.64-69Publication A time abstraction method for efficient verification of communicating systems
Proceedings paper1994, Proceedings31st Conference on Design Automation Conference - DAC, 06/06/1994, p.609-614Publication Background memory management for dynamic data structure intensive processing systems
Proceedings paper1995, 1995 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers, 5/11/1995, p.515-520Publication Derivation of formal representations from process-based specification and implementation models
Proceedings paper1997, 10th International Symposium on System Synthesis - ISSS, 17/09/1997, p.16-23Publication Efficient partial enumeration for timing analysis of asynchronous systems
;Verlind, Eric ;De Jong, GjaltLin, BillProceedings paper1996, Proceedins 33rd Design Automation Conference - DAC, 3/06/1996, p.55-58Publication Efficient system exploration and synthesis of applications with dynamic data storage and intensive data transfer
;Leao da Silva, J. ;Ykman-Couvreur, C. ;Miranda, Miguel ;Croes, Kris ;Wuytack, SvenDe Jong, GjaltProceedings paper1998, Proceedings of the 35th Design Automation Conference - DAC, 15/06/1998, p.76-81Publication Efficient timing analysis of highly concurrent systems
;Verlind, Eric ;De Jong, GjaltLin, BillProceedings paper1995, Proceedings of TAU 95: ACM/SIGDA International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, p.282-293Publication Efficient verification using generalized partial order analysis
Proceedings paper1998, Design, Automation and Test in Europe Conference 1998 - DATE, 23/02/1998, p.782-790Publication Fast and extensive system-level memory exploration for ATM applications
Proceedings paper1997, 10th International Symposium on System Synthesis ISSS, 17/09/1997, p.74-81Publication Flow graph balancing for minimizing the required memory bandwidth
Proceedings paper1996, Proceedings 9th International Symposium on System Synthesis - ISSS, 6/11/1996, p.127-132Publication Hierarchical optimization of asynchronous circuits
;Lin, Bill ;De Jong, GjaltKolks, TilmanProceedings paper1995, Proceedings 32nd Design Automation Conference; June 12-16, 1995; San Francisco, CA, USA., p.712-717Publication MATISSE : a concurrent and object-oriented system specification language
;Leao da Silva, J. ;Ykman, C.De Jong, GjaltProceedings paper1997, VLSI: Integrated Systems on Silicon. IFIP TC10 WG10.5 International Conference on Very Large Scale Integration; August 1997. Gra, p.289-300Publication Matisse: a system-on-chip design methodology emphasizing dynamic memory management
Journal article1999, Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, (21) 3, p.185-194Publication Mattisse: a system-on-chip design methodology emphasizing dynamic memory management
Proceedings paper1998, Proceedings IEEE Computer Society Workshop on VLSI '98: System Level Design, 16/04/1998, p.110-115Publication Memory management for embedded network applications
Journal article1999, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, (18) 5, p.533-544Publication Minimizing the required memory bandwidth in VLSI system realizations
Journal article1999, IEEE Trans. VLSI Systems, (7) 4, p.433-441Publication Modeling and optimization of hierarchical synchronous circuits
;Lin, Bill ;De Jong, GjaltKolks, TilmanProceedings paper1995, Proceedings of the European Design and Test Conference. ED&TC 1995; March 6-9, 1995; Paris., p.144-149Publication Multi-thread graph: a system model for real-time embedded software synthesis
Proceedings paper1997, Proceedings European Design & Test Conference - ED&TC, 17/03/1997, p.476-481Publication On the use of C++ for system-on-chip design
Proceedings paper1999, Proceedings of the IEEE Workshsop on VLSI '99; April 8-9, 1999; Orlando, FL, USA., p.42-47