Browsing by Author "Huynh, Phu Khanh"
Now showing 1 - 2 of 2
- Results Per Page
- Sort Options
Publication A Scalable Dynamic Segmented Bus Interconnect for Neuromorphic Architectures
Journal article2024, IEEE EMBEDDED SYSTEMS LETTERS, (16) 4, p.505-508Publication NeuSB: A Scalable Interconnect Architecture for Spiking Neuromorphic Hardware
Journal article2023, IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, (11) 2, p.373-387