Browsing by Author "Kumar, A."
Now showing 1 - 6 of 6
- Results Per Page
- Sort Options
Publication A novel design gate based low-cost configurable RO PUF using reversible logic
Proceedings paper2019, 2019 IEEE 62nd International Midwest Symposium on Circuits and Systems, 4/08/2019Publication A novel reconfigurable hardware architecture of neural network
Proceedings paper2019, 2019 IEEE 62nd International Midwest Symposium on Circuits and Systems, 4/08/2019Publication A reversible-logic based architecture for artificial neural network
Proceedings paper2020, 63rd IEEE International Midwest Symposium on Circuits and Systems, 9/08/2020Publication Architecture of a novel low-cost hardware neural network
Proceedings paper2020, 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), 9/08/2020Publication Demonstration of a Free-layer Developed With Atomistic Simulations Enabling BEOL Compatible VCMA-MRAM with a Coefficient >= 100fJ/Vm
Proceedings paper2021, IEEE International Electron Devices Meeting (IEDM), DEC 11-16, 2021Publication Routing at large scale: Advances and challenges for complex networks
Journal article2017-07, IEEE Network, (31) 4, p.108-118