Browsing by Author "Vanthournout, Bart"
Now showing 1 - 5 of 5
- Results Per Page
- Sort Options
Publication 2PARMA: Parallel paradigms and run-time management techniques for many-core architectures
Publication High-level performance estimation using simulators at multiple abstraction levels
Oral presentation2009, DATE Workshop on Designing for Embedded Parallel Computing Platforms: Architectures, Design Tools, and ApplicationsPublication MOSART: Mapping Optimisation for Scalable multi-core ARchiTecture
Proceedings paper2008, 16th IFIP/IEEE International Conference on Very Large Scale Integration - VLSI-SoC, 13/10/2008, p.343-344Publication Synthesis of pipelined DSP accelerators with dynamic scheduling
Journal article1997, IEEE Trans. Very Large Scale Integration (VLSI) Systems, (5) 1, p.59-68Publication Synthesis of pipelined DSP accelerators with dynamic scheduling
Proceedings paper1995, Proceedings of the 8th International Symposium on System Synthesis; 13-15 Sept. 1995; Cannes, France., 13/09/1995, p.72-77