Browsing by author "Iwase, Kazuya"

Now showing items 1-1 of 1

Joint optimization of layout and litho for SRAM and Logic towards the 20 nm node, using 193i

De Bisschop, Peter; Laenens, Bart; Iwase, Kazuya; Yao, Teruyoshi; Dusa, Mircea; Smayling, M. (2011)