Browsing by author "Cheolygu, Kim"
Now showing items 1-1 of 1
-
Overview of bias temperature instability in scaled DRAM logic for memory transistors
O'Sullivan, Barry; Ritzenthaler, Romain; Dentoni Litta, Eugenio; Simoen, Eddy; Machkaoutsan, Vladimir; Fazan, Pierre; Ji, Yunhyuck; Cheolygu, Kim; Spessot, Alessio; Linten, Dimitri; Horiguchi, Naoto (2020)