Overview of bias temperature instability in scaled DRAM logic for memory transistors