dc.contributor.author | Dasygenis, Minas | |
dc.contributor.author | Brockmeyer, Erik | |
dc.contributor.author | Durinck, Bart | |
dc.contributor.author | Catthoor, Francky | |
dc.contributor.author | Soudris, Dimitrios | |
dc.contributor.author | Thanailakis, Antonios | |
dc.date.accessioned | 2021-10-16T01:05:50Z | |
dc.date.available | 2021-10-16T01:05:50Z | |
dc.date.issued | 2005 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/10285 | |
dc.source | IIOimport | |
dc.title | A memory hierarchical layer assigning and prefetching technique to overcome the memory performance/energy bottleneck | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Catthoor, Francky | |
dc.contributor.orcidimec | Catthoor, Francky::0000-0002-3599-8515 | |
dc.source.peerreview | no | |
dc.source.beginpage | 946 | |
dc.source.endpage | 947 | |
dc.source.conference | Proceedings of the Design, Automation and Test in Europe Conference and Exhibition - DATE | |
dc.source.conferencedate | 7/03/2005 | |
dc.source.conferencelocation | München Germany | |
imec.availability | Published - imec | |