Show simple item record

Towards the implementation of a baseline H.264/AVC decoder onto a reconfigurable architecture

dc.contributor.authorLopez, Sebastian
dc.contributor.authorKanstein, Andreas
dc.contributor.authorLopez, J. F.
dc.contributor.authorBerekovic, Mladen
dc.contributor.authorSarmiento, R.
dc.contributor.authorMignolet, Jean-Yves
dc.date.accessioned2021-10-16T17:38:19Z
dc.date.available2021-10-16T17:38:19Z
dc.date.issued2007-05
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/12513
dc.sourceIIOimport
dc.titleTowards the implementation of a baseline H.264/AVC decoder onto a reconfigurable architecture
dc.typeProceedings paper
dc.date.embargo9999-12-31
dc.source.peerreviewno
dc.source.beginpage65900A
dc.source.conferenceVLSI Circuits and Systems III
dc.source.conferencedate2/05/2007
dc.source.conferencelocationMaspalomas Spain
imec.availabilityPublished - open access
imec.internalnotesSPIE Proceedings; Vol. 6590


Files in this item

Thumbnail
Name:
14318.pdf
Size:
618.8Kb
Format:
PDF
View/open

This item appears in the following collection(s)

Show simple item record