A 52GHz phased-array receiver front-end in 90nm digital CMOS
dc.contributor.author | Scheir, Karen | |
dc.contributor.author | Bronckers, Stephane | |
dc.contributor.author | Borremans, Jonathan | |
dc.contributor.author | Wambacq, Piet | |
dc.contributor.author | Rolain, Yves | |
dc.date.accessioned | 2021-10-17T10:31:07Z | |
dc.date.available | 2021-10-17T10:31:07Z | |
dc.date.issued | 2008 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/14432 | |
dc.source | IIOimport | |
dc.title | A 52GHz phased-array receiver front-end in 90nm digital CMOS | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Wambacq, Piet | |
dc.contributor.orcidimec | Wambacq, Piet::0000-0003-4388-7257 | |
dc.date.embargo | 9999-12-31 | |
dc.source.peerreview | no | |
dc.source.beginpage | 184 | |
dc.source.endpage | 185 | |
dc.source.conference | IEEE International Solid-State Circuits Conference - ISSCC | |
dc.source.conferencedate | 3/02/2008 | |
dc.source.conferencelocation | San Fransisco, CA USA | |
imec.availability | Published - open access |