dc.contributor.author | Caymax, Matty | |
dc.contributor.author | Leys, Frederik | |
dc.contributor.author | Mitard, Jerome | |
dc.contributor.author | Martens, Koen | |
dc.contributor.author | Yang, Lijung | |
dc.contributor.author | Pourtois, Geoffrey | |
dc.contributor.author | Vandervorst, Wilfried | |
dc.contributor.author | Meuris, Marc | |
dc.contributor.author | Loo, Roger | |
dc.date.accessioned | 2021-10-17T21:32:05Z | |
dc.date.available | 2021-10-17T21:32:05Z | |
dc.date.issued | 2009-05 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/15072 | |
dc.source | IIOimport | |
dc.title | The influence of the epitaxial growth process parameters on layer characteristics and device performance in Si-passivated Ge pMOSFETs | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Caymax, Matty | |
dc.contributor.imecauthor | Mitard, Jerome | |
dc.contributor.imecauthor | Martens, Koen | |
dc.contributor.imecauthor | Pourtois, Geoffrey | |
dc.contributor.imecauthor | Vandervorst, Wilfried | |
dc.contributor.imecauthor | Meuris, Marc | |
dc.contributor.imecauthor | Loo, Roger | |
dc.contributor.orcidimec | Mitard, Jerome::0000-0002-7422-079X | |
dc.contributor.orcidimec | Martens, Koen::0000-0001-7135-5536 | |
dc.contributor.orcidimec | Pourtois, Geoffrey::0000-0003-2597-8534 | |
dc.contributor.orcidimec | Meuris, Marc::0000-0002-9580-6810 | |
dc.contributor.orcidimec | Loo, Roger::0000-0003-3513-6058 | |
dc.date.embargo | 9999-12-31 | |
dc.source.peerreview | no | |
dc.source.beginpage | 183 | |
dc.source.endpage | 194 | |
dc.source.conference | Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-based CMOS. 5: New Materials, Processing, and Equipment | |
dc.source.conferencedate | 24/05/2009 | |
dc.source.conferencelocation | San Francisco, CA USA | |
imec.availability | Published - open access | |
imec.internalnotes | ECS Transactions; Vol. 19, issue 1 | |