dc.contributor.author | Loo, Roger | |
dc.contributor.author | Wang, Gang | |
dc.contributor.author | Souriau, Laurent | |
dc.contributor.author | Lin, Vic | |
dc.contributor.author | Takeuchi, Shotaro | |
dc.contributor.author | Brammertz, Guy | |
dc.contributor.author | Caymax, Matty | |
dc.date.accessioned | 2021-10-18T00:11:30Z | |
dc.date.available | 2021-10-18T00:11:30Z | |
dc.date.issued | 2009 | |
dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/15745 | |
dc.source | IIOimport | |
dc.title | Epitaxial Ge on standard STI patterned Si wafers: high quality virtual substrates for Ge pMOS and III/V nMOS | |
dc.type | Proceedings paper | |
dc.contributor.imecauthor | Loo, Roger | |
dc.contributor.imecauthor | Souriau, Laurent | |
dc.contributor.imecauthor | Brammertz, Guy | |
dc.contributor.imecauthor | Caymax, Matty | |
dc.contributor.orcidimec | Loo, Roger::0000-0003-3513-6058 | |
dc.contributor.orcidimec | Souriau, Laurent::0000-0002-5138-5938 | |
dc.contributor.orcidimec | Brammertz, Guy::0000-0003-1404-7339 | |
dc.date.embargo | 9999-12-31 | |
dc.source.peerreview | no | |
dc.source.beginpage | 335 | |
dc.source.endpage | 350 | |
dc.source.conference | ULSI Process Integration 6 | |
dc.source.conferencedate | 4/10/2009 | |
dc.source.conferencelocation | Vienna Austria | |
imec.availability | Published - open access | |
imec.internalnotes | ECS Transactions; Vol. 25, Issue 7 | |